JP2015153282A5 - - Google Patents

Download PDF

Info

Publication number
JP2015153282A5
JP2015153282A5 JP2014028319A JP2014028319A JP2015153282A5 JP 2015153282 A5 JP2015153282 A5 JP 2015153282A5 JP 2014028319 A JP2014028319 A JP 2014028319A JP 2014028319 A JP2014028319 A JP 2014028319A JP 2015153282 A5 JP2015153282 A5 JP 2015153282A5
Authority
JP
Japan
Prior art keywords
access
bus
access request
bus access
result
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Granted
Application number
JP2014028319A
Other languages
English (en)
Japanese (ja)
Other versions
JP2015153282A (ja
JP6297853B2 (ja
Filing date
Publication date
Application filed filed Critical
Priority to JP2014028319A priority Critical patent/JP6297853B2/ja
Priority claimed from JP2014028319A external-priority patent/JP6297853B2/ja
Priority to US14/622,299 priority patent/US9846666B2/en
Priority to CN201510085235.XA priority patent/CN104850788A/zh
Publication of JP2015153282A publication Critical patent/JP2015153282A/ja
Publication of JP2015153282A5 publication Critical patent/JP2015153282A5/ja
Priority to US15/811,414 priority patent/US10102166B2/en
Application granted granted Critical
Publication of JP6297853B2 publication Critical patent/JP6297853B2/ja
Active legal-status Critical Current
Anticipated expiration legal-status Critical

Links

JP2014028319A 2014-02-18 2014-02-18 マルチプロセッサシステム Active JP6297853B2 (ja)

Priority Applications (4)

Application Number Priority Date Filing Date Title
JP2014028319A JP6297853B2 (ja) 2014-02-18 2014-02-18 マルチプロセッサシステム
US14/622,299 US9846666B2 (en) 2014-02-18 2015-02-13 Multiprocessor system
CN201510085235.XA CN104850788A (zh) 2014-02-18 2015-02-16 多处理器系统
US15/811,414 US10102166B2 (en) 2014-02-18 2017-11-13 Multiprocessor system

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
JP2014028319A JP6297853B2 (ja) 2014-02-18 2014-02-18 マルチプロセッサシステム

Publications (3)

Publication Number Publication Date
JP2015153282A JP2015153282A (ja) 2015-08-24
JP2015153282A5 true JP2015153282A5 (enExample) 2017-01-05
JP6297853B2 JP6297853B2 (ja) 2018-03-20

Family

ID=53798240

Family Applications (1)

Application Number Title Priority Date Filing Date
JP2014028319A Active JP6297853B2 (ja) 2014-02-18 2014-02-18 マルチプロセッサシステム

Country Status (3)

Country Link
US (2) US9846666B2 (enExample)
JP (1) JP6297853B2 (enExample)
CN (1) CN104850788A (enExample)

Families Citing this family (5)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JP6590565B2 (ja) * 2015-07-15 2019-10-16 ルネサスエレクトロニクス株式会社 データ処理システム
JP2018041311A (ja) 2016-09-08 2018-03-15 ルネサスエレクトロニクス株式会社 マルチプロセッサシステム及び車両制御システム
WO2019112606A1 (en) * 2017-12-08 2019-06-13 Hewlett-Packard Development Company, L.P. Blocking systems from responding to bus mastering capable devices
JP7236811B2 (ja) 2018-03-30 2023-03-10 株式会社デンソー 情報処理装置
CN120257254B (zh) * 2025-06-03 2025-09-16 芯来智融半导体科技(上海)有限公司 总线权限管理方法、装置、计算机设备和存储介质

Family Cites Families (17)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US4096571A (en) * 1976-09-08 1978-06-20 Codex Corporation System for resolving memory access conflicts among processors and minimizing processor waiting times for access to memory by comparing waiting times and breaking ties by an arbitrary priority ranking
JPH08221369A (ja) * 1995-02-09 1996-08-30 Nec Eng Ltd マルチ情報処理システム
JPH08278898A (ja) 1995-04-05 1996-10-22 Mitsubishi Electric Corp Ｃｐｕ判定装置
US6748517B1 (en) * 1999-06-22 2004-06-08 Pts Corporation Constructing database representing manifold array architecture instruction set for use in support tool code creation
US7249210B2 (en) * 2005-03-01 2007-07-24 Qualcomm Incorporated Bus access arbitration scheme
JP4847036B2 (ja) * 2005-03-30 2011-12-28 キヤノン株式会社 バスアクセスを調停する制御装置およびデータ処理装置の制御方法
US7272681B2 (en) * 2005-08-05 2007-09-18 Raytheon Company System having parallel data processors which generate redundant effector date to detect errors
KR100813256B1 (ko) * 2006-06-23 2008-03-13 삼성전자주식회사 버스 중재 장치 및 방법
JP4819707B2 (ja) * 2007-01-18 2011-11-24 Ｎｅｃエンジニアリング株式会社 冗長演算システムよび演算部
JP5360061B2 (ja) * 2008-08-07 2013-12-04 日本電気株式会社 マルチプロセッサシステム及びその制御方法
JP2011145900A (ja) * 2010-01-14 2011-07-28 Toyota Motor Corp マルチプロセッサ装置
WO2011148920A1 (ja) * 2010-05-26 2011-12-01 日本電気株式会社 マルチプロセッサシステム、実行制御方法、実行制御プログラム
JP2011248809A (ja) * 2010-05-31 2011-12-08 Nec Engineering Ltd 冗長演算システム
JP5874492B2 (ja) * 2012-03-29 2016-03-02 株式会社ソシオネクスト フォールトトレラント制御装置、フォールトトレラントシステムの制御方法
JP2013242746A (ja) 2012-05-22 2013-12-05 Nec Commun Syst Ltd 故障検出システムと方法並びに半導体装置
CN103218343A (zh) * 2013-03-28 2013-07-24 上海大学 采用数据驱动机制多处理器间数据通信电路
US9128838B2 (en) * 2013-08-02 2015-09-08 Infineon Technologies Ag System and method of high integrity DMA operation

Similar Documents

Publication Publication Date Title
US9164935B2 (en) Determining when to throttle interrupts to limit interrupt processing to an interrupt processing time period
JP6169615B2 (ja) システムコントローラのｆｉｆｏコマンドキューを動的に管理する方法、集積回路およびシステム
US9317382B2 (en) Storage device with error recovery indication
US11614986B2 (en) Non-volatile memory switch with host isolation
JP2015153282A5 (enExample)
US8924779B2 (en) Proxy responder for handling anomalies in a hardware system
CN105095128B (zh) 中断处理方法及中断控制器
US8943226B1 (en) Interface for heterogeneous PCI-e storage devices
US9294412B2 (en) Controller area network (CAN) worst-case message latency with priority inversion
US9489304B1 (en) Bi-domain bridge enhanced systems and communication methods
US9509771B2 (en) Prioritizing storage array management commands
US10073629B2 (en) Memory transaction prioritization
US20160139829A1 (en) Programmable ordering and prefetch
US10534563B2 (en) Method and system for handling an asynchronous event request command in a solid-state drive
JP6297853B2 (ja) マルチプロセッサシステム
JP2013101617A5 (enExample)
US9858222B2 (en) Register access control among multiple devices
US9870156B2 (en) Memory system and method of controlling memory system
US10216625B2 (en) Hardware integrity verification
CN107678993A (zh) 电脑系统及总线仲裁方法
US9081741B2 (en) Minimizing delay periods when accessing mirrored disks
WO2012143949A3 (en) Secure digital host controller virtualization
US9928195B2 (en) Interconnect and method of operation of an interconnect for ordered write observation (OWO)
JP2017049705A5 (enExample)