JP2013101617A5 - - Google Patents

Download PDF

Info

Publication number
JP2013101617A5
JP2013101617A5 JP2012246051A JP2012246051A JP2013101617A5 JP 2013101617 A5 JP2013101617 A5 JP 2013101617A5 JP 2012246051 A JP2012246051 A JP 2012246051A JP 2012246051 A JP2012246051 A JP 2012246051A JP 2013101617 A5 JP2013101617 A5 JP 2013101617A5
Authority
JP
Japan
Prior art keywords
port
memory
access
digital signal
processing system
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Granted
Application number
JP2012246051A
Other languages
English (en)
Japanese (ja)
Other versions
JP5752666B2 (ja
JP2013101617A (ja
Filing date
Publication date
Priority claimed from GB1119327.3A external-priority patent/GB2496396B/en
Application filed filed Critical
Publication of JP2013101617A publication Critical patent/JP2013101617A/ja
Publication of JP2013101617A5 publication Critical patent/JP2013101617A5/ja
Application granted granted Critical
Publication of JP5752666B2 publication Critical patent/JP5752666B2/ja
Expired - Fee Related legal-status Critical Current
Anticipated expiration legal-status Critical

Links

JP2012246051A 2011-11-09 2012-11-08 デジタル信号処理用のメモリアクセス Expired - Fee Related JP5752666B2 (ja)

Applications Claiming Priority (2)

Application Number Priority Date Filing Date Title
GB1119327.3A GB2496396B (en) 2011-11-09 2011-11-09 Memory access for digital signal processing
GB1119327.3 2011-11-09

Publications (3)

Publication Number Publication Date
JP2013101617A JP2013101617A (ja) 2013-05-23
JP2013101617A5 true JP2013101617A5 (enExample) 2014-12-18
JP5752666B2 JP5752666B2 (ja) 2015-07-22

Family

ID=45421495

Family Applications (1)

Application Number Title Priority Date Filing Date
JP2012246051A Expired - Fee Related JP5752666B2 (ja) 2011-11-09 2012-11-08 デジタル信号処理用のメモリアクセス

Country Status (6)

Country Link
US (1) US8935486B2 (enExample)
EP (1) EP2592562B1 (enExample)
JP (1) JP5752666B2 (enExample)
CN (1) CN103218301B (enExample)
GB (1) GB2496396B (enExample)
TW (1) TWI521352B (enExample)

Families Citing this family (6)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US9690494B2 (en) * 2015-07-21 2017-06-27 Qualcomm Incorporated Managing concurrent access to multiple storage bank domains by multiple interfaces
CN109271333B (zh) * 2017-07-17 2022-03-01 深圳市中兴微电子技术有限公司 一种sram控制方法及控制器、控制系统
FR3078439A1 (fr) * 2018-02-27 2019-08-30 Stmicroelectronics (Rousset) Sas Procede de gestion du routage de transactions entre des equipements sources, au moins un equipement cible, par exemple une memoire multiports, et systeme sur puce correspondant
US20220269437A1 (en) * 2021-02-19 2022-08-25 Western Digital Technologies, Inc. Data Storage Device and Method for Predetermined Transformations for Faster Retrieval
CN116719479B (zh) * 2023-07-03 2024-02-20 摩尔线程智能科技(北京)有限责任公司 存储器访问电路及存储器访问方法、集成电路和电子设备
CN117555902A (zh) * 2023-12-06 2024-02-13 广东人工智能与先进计算研究院 数据计算方法、装置及电子设备

Family Cites Families (10)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US4051551A (en) * 1976-05-03 1977-09-27 Burroughs Corporation Multidimensional parallel access computer memory system
JPS6042970B2 (ja) * 1979-07-11 1985-09-26 日本電気株式会社 並列処理システム
US5377340A (en) * 1991-06-18 1994-12-27 Hewlett-Packard Company Method and apparatus for memory interleaving using an improved hashing scheme
US5479624A (en) * 1992-10-14 1995-12-26 Lee Research, Inc. High-performance interleaved memory system comprising a prime number of memory modules
JP2003228517A (ja) * 2002-02-01 2003-08-15 Matsushita Electric Ind Co Ltd メモリ装置
GB2396031B (en) * 2002-12-05 2005-10-26 Imagination Tech Ltd A SIMD processor with multi-port memory unit
US7685354B1 (en) 2004-06-30 2010-03-23 Sun Microsystems, Inc. Multiple-core processor with flexible mapping of processor cores to cache banks
JP2008097572A (ja) * 2006-09-11 2008-04-24 Matsushita Electric Ind Co Ltd 演算装置、コンピュータシステム、および携帯機器
US8194481B2 (en) * 2008-12-18 2012-06-05 Mosaid Technologies Incorporated Semiconductor device with main memory unit and auxiliary memory unit requiring preset operation
US8359421B2 (en) 2009-08-06 2013-01-22 Qualcomm Incorporated Partitioning a crossbar interconnect in a multi-channel memory system

Similar Documents

Publication Publication Date Title
US9396154B2 (en) Multi-core processor for managing data packets in communication network
JP2013101617A5 (enExample)
US10156994B2 (en) Methods and systems to reduce SSD IO latency
JP6169615B2 (ja) システムコントローラのｆｉｆｏコマンドキューを動的に管理する方法、集積回路およびシステム
US20160188510A1 (en) METHOD FETCHING/PROCESSING NVMe COMMANDS IN MULTI-PORT, SR-IOV OR MR-IOV SUPPORTED PCIe BASED STORAGE DEVICES
US20180285294A1 (en) Quality of service based handling of input/output requests method and apparatus
KR20150091663A (ko) 멀티 채널 메모리를 포함하는 시스템 및 그 동작 방법
EP3255553A1 (en) Transmission control method and device for direct memory access
RU2016134457A (ru) Компьютер, устройство управления и способ обработки данных
JP2015531524A5 (enExample)
CN104765701B (zh) 数据访问方法及设备
EP2808778A1 (en) Capacity expansion method and device
EP2592562B1 (en) Memory access for digital signal processing
EP3579507B1 (en) Dynamic scheduling methods, platform, system and switch apparatus.
JP2017501492A5 (enExample)
KR102387922B1 (ko) 솔리드 스테이트 드라이브의 비동기 이벤트 요청 명령 처리 방법 및 시스템
CN106233270A (zh) 共享存储器控制器及其使用方法
US10067686B2 (en) Apparatus and method for enforcing timing requirements for a memory device
US20150304227A1 (en) Queue Management Method and Apparatus
US11271897B2 (en) Electronic apparatus for providing fast packet forwarding with reference to additional network address translation table
CN108139969B (zh) 一种内存配置方法、装置及系统
US8533377B2 (en) System and method for allocating transaction ID in a system with a plurality of processing modules
CN108304272B (zh) 一种数据io请求的处理方法及装置
EP2829988B1 (en) Storage apparatus, and system and method for executing access operations
US11467973B1 (en) Fine-grained access memory controller