JP2015130507A - 導電性パッケージ構造及びその製造方法 - Google Patents
導電性パッケージ構造及びその製造方法 Download PDFInfo
- Publication number
- JP2015130507A JP2015130507A JP2015000483A JP2015000483A JP2015130507A JP 2015130507 A JP2015130507 A JP 2015130507A JP 2015000483 A JP2015000483 A JP 2015000483A JP 2015000483 A JP2015000483 A JP 2015000483A JP 2015130507 A JP2015130507 A JP 2015130507A
- Authority
- JP
- Japan
- Prior art keywords
- conductive
- substrate
- adhesive material
- patterned
- cylinders
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Granted
Links
- 238000004519 manufacturing process Methods 0.000 title claims abstract description 19
- 239000000853 adhesive Substances 0.000 claims abstract description 92
- 230000001070 adhesive effect Effects 0.000 claims abstract description 92
- 239000000463 material Substances 0.000 claims abstract description 91
- 239000000758 substrate Substances 0.000 claims abstract description 79
- 238000000034 method Methods 0.000 claims description 54
- 239000002904 solvent Substances 0.000 claims description 38
- 230000008569 process Effects 0.000 claims description 22
- 238000009736 wetting Methods 0.000 claims description 19
- 239000007788 liquid Substances 0.000 claims description 16
- 239000004020 conductor Substances 0.000 claims description 13
- 238000009792 diffusion process Methods 0.000 claims description 9
- 239000010453 quartz Substances 0.000 claims description 8
- VYPSYNLAJGMNEJ-UHFFFAOYSA-N silicon dioxide Inorganic materials O=[Si]=O VYPSYNLAJGMNEJ-UHFFFAOYSA-N 0.000 claims description 8
- 239000003990 capacitor Substances 0.000 claims description 5
- 239000000919 ceramic Substances 0.000 claims description 5
- 239000011230 binding agent Substances 0.000 claims description 4
- 239000003054 catalyst Substances 0.000 claims description 4
- 239000011368 organic material Substances 0.000 claims description 4
- 238000000059 patterning Methods 0.000 claims description 4
- 238000000206 photolithography Methods 0.000 claims description 4
- 229920002120 photoresistant polymer Polymers 0.000 claims description 4
- 229920000642 polymer Polymers 0.000 claims description 4
- 238000007650 screen-printing Methods 0.000 claims description 4
- 239000000615 nonconductor Substances 0.000 claims description 3
- 238000010276 construction Methods 0.000 claims 1
- 229910000679 solder Inorganic materials 0.000 abstract description 7
- 238000012858 packaging process Methods 0.000 abstract description 4
- 239000007787 solid Substances 0.000 description 20
- 238000004806 packaging method and process Methods 0.000 description 8
- 238000005516 engineering process Methods 0.000 description 6
- 239000007790 solid phase Substances 0.000 description 6
- 238000004100 electronic packaging Methods 0.000 description 5
- 230000008016 vaporization Effects 0.000 description 5
- 238000009834 vaporization Methods 0.000 description 5
- RYGMFSIKBFXOCR-UHFFFAOYSA-N Copper Chemical compound [Cu] RYGMFSIKBFXOCR-UHFFFAOYSA-N 0.000 description 4
- 239000000084 colloidal system Substances 0.000 description 4
- 229910052802 copper Inorganic materials 0.000 description 4
- 239000010949 copper Substances 0.000 description 4
- BQCADISMDOOEFD-UHFFFAOYSA-N Silver Chemical compound [Ag] BQCADISMDOOEFD-UHFFFAOYSA-N 0.000 description 3
- PCHJSUWPFVWCPO-UHFFFAOYSA-N gold Chemical compound [Au] PCHJSUWPFVWCPO-UHFFFAOYSA-N 0.000 description 3
- 229910052737 gold Inorganic materials 0.000 description 3
- 239000010931 gold Substances 0.000 description 3
- 239000007791 liquid phase Substances 0.000 description 3
- 229910052709 silver Inorganic materials 0.000 description 3
- 239000004332 silver Substances 0.000 description 3
- 230000008901 benefit Effects 0.000 description 2
- 238000005137 deposition process Methods 0.000 description 2
- 238000012986 modification Methods 0.000 description 2
- 230000004048 modification Effects 0.000 description 2
- 238000012536 packaging technology Methods 0.000 description 2
- 238000007639 printing Methods 0.000 description 2
- 244000020998 Acacia farnesiana Species 0.000 description 1
- 235000010643 Leucaena leucocephala Nutrition 0.000 description 1
- 230000015572 biosynthetic process Effects 0.000 description 1
- 230000002925 chemical effect Effects 0.000 description 1
- 238000010586 diagram Methods 0.000 description 1
- 230000009977 dual effect Effects 0.000 description 1
- 230000000694 effects Effects 0.000 description 1
- 230000008020 evaporation Effects 0.000 description 1
- 238000001704 evaporation Methods 0.000 description 1
- 238000002474 experimental method Methods 0.000 description 1
- 239000012530 fluid Substances 0.000 description 1
- 230000017525 heat dissipation Effects 0.000 description 1
- 230000002209 hydrophobic effect Effects 0.000 description 1
- 230000003993 interaction Effects 0.000 description 1
- 239000010410 layer Substances 0.000 description 1
- 239000002184 metal Substances 0.000 description 1
- 229910052751 metal Inorganic materials 0.000 description 1
- 238000005459 micromachining Methods 0.000 description 1
- 239000003960 organic solvent Substances 0.000 description 1
- 239000012071 phase Substances 0.000 description 1
- 230000000704 physical effect Effects 0.000 description 1
- 239000002861 polymer material Substances 0.000 description 1
- 238000007781 pre-processing Methods 0.000 description 1
- 230000001681 protective effect Effects 0.000 description 1
- 239000011241 protective layer Substances 0.000 description 1
- 230000009467 reduction Effects 0.000 description 1
- 238000011160 research Methods 0.000 description 1
- 239000000126 substance Substances 0.000 description 1
- 230000003746 surface roughness Effects 0.000 description 1
Classifications
-
- H—ELECTRICITY
- H05—ELECTRIC TECHNIQUES NOT OTHERWISE PROVIDED FOR
- H05K—PRINTED CIRCUITS; CASINGS OR CONSTRUCTIONAL DETAILS OF ELECTRIC APPARATUS; MANUFACTURE OF ASSEMBLAGES OF ELECTRICAL COMPONENTS
- H05K3/00—Apparatus or processes for manufacturing printed circuits
- H05K3/30—Assembling printed circuits with electric components, e.g. with resistor
- H05K3/303—Surface mounted components, e.g. affixing before soldering, aligning means, spacing means
- H05K3/305—Affixing by adhesive
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L23/00—Details of semiconductor or other solid state devices
- H01L23/48—Arrangements for conducting electric current to or from the solid state body in operation, e.g. leads, terminal arrangements ; Selection of materials therefor
- H01L23/488—Arrangements for conducting electric current to or from the solid state body in operation, e.g. leads, terminal arrangements ; Selection of materials therefor consisting of soldered or bonded constructions
- H01L23/498—Leads, i.e. metallisations or lead-frames on insulating substrates, e.g. chip carriers
- H01L23/49811—Additional leads joined to the metallisation on the insulating substrate, e.g. pins, bumps, wires, flat leads
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/10—Bump connectors; Manufacturing methods related thereto
- H01L2224/12—Structure, shape, material or disposition of the bump connectors prior to the connecting process
- H01L2224/13—Structure, shape, material or disposition of the bump connectors prior to the connecting process of an individual bump connector
- H01L2224/13001—Core members of the bump connector
- H01L2224/13099—Material
- H01L2224/1319—Material with a principal constituent of the material being a polymer, e.g. polyester, phenolic based polymer, epoxy
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/10—Bump connectors; Manufacturing methods related thereto
- H01L2224/15—Structure, shape, material or disposition of the bump connectors after the connecting process
- H01L2224/16—Structure, shape, material or disposition of the bump connectors after the connecting process of an individual bump connector
- H01L2224/161—Disposition
- H01L2224/16151—Disposition the bump connector connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive
- H01L2224/16221—Disposition the bump connector connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked
- H01L2224/16225—Disposition the bump connector connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked the item being non-metallic, e.g. insulating substrate with or without metallisation
- H01L2224/16237—Disposition the bump connector connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked the item being non-metallic, e.g. insulating substrate with or without metallisation the bump connector connecting to a bonding area disposed in a recess of the surface of the item
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/80—Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected
- H01L2224/81—Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected using a bump connector
- H01L2224/8119—Arrangement of the bump connectors prior to mounting
- H01L2224/81192—Arrangement of the bump connectors prior to mounting wherein the bump connectors are disposed only on another item or body to be connected to the semiconductor or solid-state body
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/80—Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected
- H01L2224/81—Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected using a bump connector
- H01L2224/8138—Bonding interfaces outside the semiconductor or solid-state body
- H01L2224/81385—Shape, e.g. interlocking features
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/80—Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected
- H01L2224/81—Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected using a bump connector
- H01L2224/8138—Bonding interfaces outside the semiconductor or solid-state body
- H01L2224/81399—Material
- H01L2224/814—Material with a principal constituent of the material being a metal or a metalloid, e.g. boron [B], silicon [Si], germanium [Ge], arsenic [As], antimony [Sb], tellurium [Te] and polonium [Po], and alloys thereof
- H01L2224/81438—Material with a principal constituent of the material being a metal or a metalloid, e.g. boron [B], silicon [Si], germanium [Ge], arsenic [As], antimony [Sb], tellurium [Te] and polonium [Po], and alloys thereof the principal constituent melting at a temperature of greater than or equal to 950°C and less than 1550°C
- H01L2224/81439—Silver [Ag] as principal constituent
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/80—Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected
- H01L2224/81—Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected using a bump connector
- H01L2224/8138—Bonding interfaces outside the semiconductor or solid-state body
- H01L2224/81399—Material
- H01L2224/814—Material with a principal constituent of the material being a metal or a metalloid, e.g. boron [B], silicon [Si], germanium [Ge], arsenic [As], antimony [Sb], tellurium [Te] and polonium [Po], and alloys thereof
- H01L2224/81438—Material with a principal constituent of the material being a metal or a metalloid, e.g. boron [B], silicon [Si], germanium [Ge], arsenic [As], antimony [Sb], tellurium [Te] and polonium [Po], and alloys thereof the principal constituent melting at a temperature of greater than or equal to 950°C and less than 1550°C
- H01L2224/81444—Gold [Au] as principal constituent
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/80—Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected
- H01L2224/81—Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected using a bump connector
- H01L2224/8138—Bonding interfaces outside the semiconductor or solid-state body
- H01L2224/81399—Material
- H01L2224/814—Material with a principal constituent of the material being a metal or a metalloid, e.g. boron [B], silicon [Si], germanium [Ge], arsenic [As], antimony [Sb], tellurium [Te] and polonium [Po], and alloys thereof
- H01L2224/81438—Material with a principal constituent of the material being a metal or a metalloid, e.g. boron [B], silicon [Si], germanium [Ge], arsenic [As], antimony [Sb], tellurium [Te] and polonium [Po], and alloys thereof the principal constituent melting at a temperature of greater than or equal to 950°C and less than 1550°C
- H01L2224/81447—Copper [Cu] as principal constituent
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L24/00—Arrangements for connecting or disconnecting semiconductor or solid-state bodies; Methods or apparatus related thereto
- H01L24/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L24/10—Bump connectors ; Manufacturing methods related thereto
- H01L24/12—Structure, shape, material or disposition of the bump connectors prior to the connecting process
- H01L24/13—Structure, shape, material or disposition of the bump connectors prior to the connecting process of an individual bump connector
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L24/00—Arrangements for connecting or disconnecting semiconductor or solid-state bodies; Methods or apparatus related thereto
- H01L24/80—Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected
- H01L24/81—Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected using a bump connector
-
- H—ELECTRICITY
- H05—ELECTRIC TECHNIQUES NOT OTHERWISE PROVIDED FOR
- H05K—PRINTED CIRCUITS; CASINGS OR CONSTRUCTIONAL DETAILS OF ELECTRIC APPARATUS; MANUFACTURE OF ASSEMBLAGES OF ELECTRICAL COMPONENTS
- H05K1/00—Printed circuits
- H05K1/02—Details
- H05K1/11—Printed elements for providing electric connections to or between printed circuits
- H05K1/111—Pads for surface mounting, e.g. lay-out
-
- H—ELECTRICITY
- H05—ELECTRIC TECHNIQUES NOT OTHERWISE PROVIDED FOR
- H05K—PRINTED CIRCUITS; CASINGS OR CONSTRUCTIONAL DETAILS OF ELECTRIC APPARATUS; MANUFACTURE OF ASSEMBLAGES OF ELECTRICAL COMPONENTS
- H05K2201/00—Indexing scheme relating to printed circuits covered by H05K1/00
- H05K2201/03—Conductive materials
- H05K2201/0332—Structure of the conductor
- H05K2201/0364—Conductor shape
- H05K2201/0373—Conductors having a fine structure, e.g. providing a plurality of contact points with a structured tool
-
- H—ELECTRICITY
- H05—ELECTRIC TECHNIQUES NOT OTHERWISE PROVIDED FOR
- H05K—PRINTED CIRCUITS; CASINGS OR CONSTRUCTIONAL DETAILS OF ELECTRIC APPARATUS; MANUFACTURE OF ASSEMBLAGES OF ELECTRICAL COMPONENTS
- H05K2201/00—Indexing scheme relating to printed circuits covered by H05K1/00
- H05K2201/09—Shape and layout
- H05K2201/09209—Shape and layout details of conductors
- H05K2201/09654—Shape and layout details of conductors covering at least two types of conductors provided for in H05K2201/09218 - H05K2201/095
- H05K2201/09781—Dummy conductors, i.e. not used for normal transport of current; Dummy electrodes of components
-
- Y—GENERAL TAGGING OF NEW TECHNOLOGICAL DEVELOPMENTS; GENERAL TAGGING OF CROSS-SECTIONAL TECHNOLOGIES SPANNING OVER SEVERAL SECTIONS OF THE IPC; TECHNICAL SUBJECTS COVERED BY FORMER USPC CROSS-REFERENCE ART COLLECTIONS [XRACs] AND DIGESTS
- Y02—TECHNOLOGIES OR APPLICATIONS FOR MITIGATION OR ADAPTATION AGAINST CLIMATE CHANGE
- Y02P—CLIMATE CHANGE MITIGATION TECHNOLOGIES IN THE PRODUCTION OR PROCESSING OF GOODS
- Y02P70/00—Climate change mitigation technologies in the production process for final industrial or consumer products
- Y02P70/50—Manufacturing or production processes characterised by the final manufactured product
-
- Y—GENERAL TAGGING OF NEW TECHNOLOGICAL DEVELOPMENTS; GENERAL TAGGING OF CROSS-SECTIONAL TECHNOLOGIES SPANNING OVER SEVERAL SECTIONS OF THE IPC; TECHNICAL SUBJECTS COVERED BY FORMER USPC CROSS-REFERENCE ART COLLECTIONS [XRACs] AND DIGESTS
- Y10—TECHNICAL SUBJECTS COVERED BY FORMER USPC
- Y10T—TECHNICAL SUBJECTS COVERED BY FORMER US CLASSIFICATION
- Y10T156/00—Adhesive bonding and miscellaneous chemical manufacture
- Y10T156/10—Methods of surface bonding and/or assembly therefor
Landscapes
- Engineering & Computer Science (AREA)
- Microelectronics & Electronic Packaging (AREA)
- Manufacturing & Machinery (AREA)
- Physics & Mathematics (AREA)
- Condensed Matter Physics & Semiconductors (AREA)
- General Physics & Mathematics (AREA)
- Computer Hardware Design (AREA)
- Power Engineering (AREA)
- Wire Bonding (AREA)
- Electric Connection Of Electric Components To Printed Circuits (AREA)
- Manufacturing Of Printed Wiring (AREA)
Abstract
Description
本出願は、2013年12月31日に出願された第102149389号の台湾出願に基づく利益を主張し、その内容は参考として本明細書に取り入れるものとする。
γsg=γsl+γgl×cosθ (1)
cosθ=r(γsg−γsl)/γgl=rcosθc (2)
を構成する。
1、導電性パッケージ構造の製造方法は、基板を提供する工程と、表面を有する導電性構造を前記基板に形成する工程と、前記表面をパターニングし、パターン化表面を形成する工程と、ディスペンス法により接着剤材料を前記パターン化表面に形成する工程であって、前記接着剤材料と前記パターン化表面との間に前記パターン化表面によって決定される濡れ角度が形成される前記工程と、前記接着剤材料に電子デバイスを配置する工程と、を含む。
10、300 導電性パッケージ構造
11、206、310 基板
12、13、14、15、21、23、28、33、200、320 導電性構造
18、19、22、330 接着剤材料
20、340 電子デバイス
24、25、26、29、30、31、34、35、36、201、211、321 ガイドロッド
27 円形
32 正方形
37 矩形
202、203 第一補助構造
204、217 第二補助構造
205 導電性パッド
215、216 柱
219 三角錐
221 溶媒
222 気化現象
16、17、231、233、360 距離
232、370幅
322 第二表面
323 第一表面
350 濡れ角度
Claims (10)
- 基板を提供する工程と、
表面を有する導電性構造を前記基板に形成する工程と、
前記表面をパターニングし、パターン化表面を形成する工程と、
ディスペンス法により接着剤材料を前記パターン化表面に形成する工程であって、前記接着剤材料と前記パターン化表面との間に前記パターン化表面によって決定される濡れ角度が形成される前記工程と、
前記接着剤材料に電子デバイスを配置する工程と、を含むことを特徴とする導電性パッケージ構造の製造方法。 - 前記導電性構造は、フォトリソグラフィ工程、ドライフィルムフォトレジスタプロセス(DFR)又はスクリーン印刷法により形成された少なくとも一つの導電性パッドを含み、
前記ディスペンス法は、時間・圧力ディスペンス法、ロータリーディスペンス法又はポンプディスペンス法であり、
前記濡れ角度は、15〜85度の範囲にあり、
前記パターン化表面は、ウェンゼルモデル(Wenzel model)に従い、
前記電子デバイスは、集積回路、コンデンサ、トランジスタ、抵抗又は石英であることを特徴とする請求項1に記載の導電性パッケージ構造の製造方法。 - 第一補助構造と第二補助構造を前記導電性構造に提供する工程であって、前記第一補助構造は、複数の円柱と複数の三角錐を含み、溶媒を前記第一補助構造に拡散する方向と揮発性を決定するためのものであり、前記第二補助構造は、複数の同心円を含み、溶媒の拡散率を決定するためのものである前記工程と、を更に含むことを特徴とする請求項1に記載の導電性パッケージ構造の製造方法。
- 基板と、
前記基板に形成され、パターン化表面を有する導電性構造と、
前記パターン化表面に配置される接着剤材料であって、前記接着剤材料と前記パターン化表面との間に前記パターン化表面によって決定される濡れ角度が形成される前記接着剤材料と、を含むことを特徴とする導電性パッケージ構造。 - 前記導電性構造は、少なくとも一つの導電性パッドを含み、
前記導電性構造は、第一補助構造と第二補助構造を前記導電性構造を更に含み、
前記第一補助構造は、複数の円柱と複数の三角錐を含み、前記接着剤材料の溶媒の揮発を促進するように構成され、
前記第二補助構造は、複数の同心円を含み、溶媒の拡散を遅らせるように構成され、
前記濡れ角度は、前記接着剤材料の液体の小球体と前記パターン化表面との間の夾角であり、
前記濡れ角度は、15〜85度の範囲にあることを特徴とする請求項4に記載の導電性パッケージ構造。 - 前記基板は、セラミック基板又はプリント回路基板であり、
前記第一補助構造と前記第二補助構造は、導体と不導体から選択され、
前記接着剤材料は、ポリマー、有機材料、触媒、結合剤又はそれらの組み合わせを含み、
前記導電性構造は、複数の円柱の配列、複数の針の配列又は多層の円柱の配列を構成し、
前記接着剤材料には、電子デバイスが配置され、
前記電子デバイスは、集積回路、コンデンサ、トランジスタ、抵抗又は石英であることを特徴とする請求項4に記載の導電性パッケージ構造。 - 基板と、
前記基板に配置される第一表面と、複数のガイドロッドが形成される第二表面と、を有する導電性構造と、を含み、
二つの隣接する前記ガイドロッドとの距離は、任意の前記ガイドロッドの幅の2倍より長いことを特徴とする導電性パッケージ構造。 - 前記複数のガイドロッドは、複数の円柱の配列、複数の針の配列又は多層の円柱の配列を構成し、
前記複数のガイドロッドは、第一総比表面積を有し、
前記第二表面には、複数の柱を更に形成され、前記複数の柱は、前記第一総比表面積より大きい第二総比表面積を有することを特徴とする請求項7に記載の導電性パッケージ構造。 - 基板と、
第一パターン化構造に形成された導電性材料と、を含み、
前記第一パターン化構造は、前記基板に配置される第一表面と、前記第一表面と反対側の第二表面と、を有することを特徴とする導電性パッケージ構造。 - 前記第二表面は、主要構造及びサブ構造を含み、
前記主要構造は、ウェンゼルモデル(Wenzel model)に従い、
前記サブ構造は、前記第二表面の比表面積を増加させることを特徴とする請求項9に記載の導電性パッケージ構造。
Applications Claiming Priority (2)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
TW102149389A TWI505380B (zh) | 2013-12-31 | 2013-12-31 | 導電封裝結構及其製造方法 |
TW102149389 | 2013-12-31 |
Publications (2)
Publication Number | Publication Date |
---|---|
JP2015130507A true JP2015130507A (ja) | 2015-07-16 |
JP5970567B2 JP5970567B2 (ja) | 2016-08-17 |
Family
ID=53483608
Family Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
JP2015000483A Active JP5970567B2 (ja) | 2013-12-31 | 2015-01-05 | 導電性パッケージ構造及びその製造方法 |
Country Status (3)
Country | Link |
---|---|
US (1) | US9807888B2 (ja) |
JP (1) | JP5970567B2 (ja) |
TW (1) | TWI505380B (ja) |
Cited By (2)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
JP6130004B1 (ja) * | 2016-01-28 | 2017-05-17 | キヤノンマシナリー株式会社 | 撥水面構造 |
CN111712043A (zh) * | 2020-06-17 | 2020-09-25 | 无锡豪帮高科股份有限公司 | Vcm柔性线路板高精度成型方法 |
Citations (3)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
WO2009157160A1 (ja) * | 2008-06-25 | 2009-12-30 | パナソニック株式会社 | 実装構造体、及び実装構造体の製造方法 |
JP2011249599A (ja) * | 2010-05-27 | 2011-12-08 | Panasonic Corp | 半導体実装基板およびそれを用いた実装構造体 |
JP2013533115A (ja) * | 2010-05-21 | 2013-08-22 | コーニング インコーポレイテッド | 超疎油性基体およびその形成方法 |
Family Cites Families (9)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US6277203B1 (en) * | 1998-09-29 | 2001-08-21 | Lam Research Corporation | Method and apparatus for cleaning low K dielectric and metal wafer surfaces |
US6552267B2 (en) * | 2001-08-13 | 2003-04-22 | Taiwan Semiconductor Manufacturing Co., Ltd. | Microelectronic assembly with stiffening member |
US6566611B2 (en) * | 2001-09-26 | 2003-05-20 | Intel Corporation | Anti-tombstoning structures and methods of manufacture |
US7102522B2 (en) * | 2002-12-24 | 2006-09-05 | 3M Innovative Properties Company | Tamper-indicating radio frequency identification antenna and sticker, a radio frequency identification antenna, and methods of using the same |
JP2006229190A (ja) * | 2005-01-24 | 2006-08-31 | Sanyo Electric Co Ltd | 半導体装置 |
US20070031639A1 (en) * | 2005-08-03 | 2007-02-08 | General Electric Company | Articles having low wettability and methods for making |
US7841510B2 (en) * | 2007-01-19 | 2010-11-30 | International Business Machines Corporation | Method and apparatus providing fine alignment of a structure relative to a support |
JP5649788B2 (ja) * | 2009-01-21 | 2015-01-07 | 富士通株式会社 | プリント板、プリント板実装構造、およびプリント板実装方法 |
US8471289B2 (en) * | 2009-12-28 | 2013-06-25 | Sanyo Electric Co., Ltd. | Semiconductor laser device, optical pickup device and semiconductor device |
-
2013
- 2013-12-31 TW TW102149389A patent/TWI505380B/zh active
-
2014
- 2014-12-31 US US14/588,321 patent/US9807888B2/en active Active
-
2015
- 2015-01-05 JP JP2015000483A patent/JP5970567B2/ja active Active
Patent Citations (3)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
WO2009157160A1 (ja) * | 2008-06-25 | 2009-12-30 | パナソニック株式会社 | 実装構造体、及び実装構造体の製造方法 |
JP2013533115A (ja) * | 2010-05-21 | 2013-08-22 | コーニング インコーポレイテッド | 超疎油性基体およびその形成方法 |
JP2011249599A (ja) * | 2010-05-27 | 2011-12-08 | Panasonic Corp | 半導体実装基板およびそれを用いた実装構造体 |
Cited By (3)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
JP6130004B1 (ja) * | 2016-01-28 | 2017-05-17 | キヤノンマシナリー株式会社 | 撥水面構造 |
JP2017131935A (ja) * | 2016-01-28 | 2017-08-03 | キヤノンマシナリー株式会社 | 撥水面構造 |
CN111712043A (zh) * | 2020-06-17 | 2020-09-25 | 无锡豪帮高科股份有限公司 | Vcm柔性线路板高精度成型方法 |
Also Published As
Publication number | Publication date |
---|---|
TW201526124A (zh) | 2015-07-01 |
TWI505380B (zh) | 2015-10-21 |
US9807888B2 (en) | 2017-10-31 |
JP5970567B2 (ja) | 2016-08-17 |
US20150189802A1 (en) | 2015-07-02 |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
EP1720389B1 (en) | Method for forming pattern and a wired board | |
US20080135279A1 (en) | Printed wiring board having plural solder resist layers and method for production thereof | |
US7419897B2 (en) | Method of fabricating circuit board having different electrical connection structures | |
US20170033036A1 (en) | Printed wiring board, semiconductor package, and method for manufacturing printed wiring board | |
KR20090040841A (ko) | 배선 기판 및 그 제조 방법과 반도체 장치 | |
SG172531A1 (en) | Solder in cavity interconnection technology | |
JP6997670B2 (ja) | 配線基板及びその製造方法 | |
TWI736072B (zh) | 封裝結構與其形成方法 | |
US10912194B2 (en) | Printed circuit board | |
DE102008044381A1 (de) | Lötkontakte und Verfahren zur Herstellung solcher Lötkontakte | |
JP5970567B2 (ja) | 導電性パッケージ構造及びその製造方法 | |
WO2015091673A1 (en) | Bonded assemblies with pre-deposited polymer balls on demarcated areas and methods of forming such bonded assemblies | |
JP2014045190A (ja) | 印刷回路基板の製造方法 | |
US11172569B2 (en) | Strip for an electronic device and manufacturing method thereof | |
WO2020132977A1 (zh) | 一种半导体封装件、电子设备 | |
US6708871B2 (en) | Method for forming solder connections on a circuitized substrate | |
JP6674284B2 (ja) | 実装構造及びモジュール | |
JP2010171125A (ja) | 半導体装置およびその製造方法 | |
JP5933271B2 (ja) | 配線板、電子ユニット及び配線板の製造方法 | |
JP2013219284A (ja) | 電子部品実装基板の製造方法 | |
JP2002050867A (ja) | ビルドアップ回路基板およびその製造方法 | |
KR100842255B1 (ko) | 마스크 및 그 제조방법 | |
JPH0927661A (ja) | 配線基板 | |
JP2010225851A (ja) | はんだ堆積制御用基板 | |
JP2009111127A (ja) | 導電性パターンの形成方法 |
Legal Events
Date | Code | Title | Description |
---|---|---|---|
A977 | Report on retrieval |
Free format text: JAPANESE INTERMEDIATE CODE: A971007 Effective date: 20151116 |
|
A131 | Notification of reasons for refusal |
Free format text: JAPANESE INTERMEDIATE CODE: A131 Effective date: 20151124 |
|
A521 | Request for written amendment filed |
Free format text: JAPANESE INTERMEDIATE CODE: A523 Effective date: 20160224 |
|
TRDD | Decision of grant or rejection written | ||
A01 | Written decision to grant a patent or to grant a registration (utility model) |
Free format text: JAPANESE INTERMEDIATE CODE: A01 Effective date: 20160621 |
|
A61 | First payment of annual fees (during grant procedure) |
Free format text: JAPANESE INTERMEDIATE CODE: A61 Effective date: 20160711 |
|
R150 | Certificate of patent or registration of utility model |
Ref document number: 5970567 Country of ref document: JP Free format text: JAPANESE INTERMEDIATE CODE: R150 |
|
R250 | Receipt of annual fees |
Free format text: JAPANESE INTERMEDIATE CODE: R250 |
|
R250 | Receipt of annual fees |
Free format text: JAPANESE INTERMEDIATE CODE: R250 |
|
R250 | Receipt of annual fees |
Free format text: JAPANESE INTERMEDIATE CODE: R250 |
|
R250 | Receipt of annual fees |
Free format text: JAPANESE INTERMEDIATE CODE: R250 |
|
R250 | Receipt of annual fees |
Free format text: JAPANESE INTERMEDIATE CODE: R250 |
|
R250 | Receipt of annual fees |
Free format text: JAPANESE INTERMEDIATE CODE: R250 |