JP2014078708A5 - - Google Patents

Download PDF

Info

Publication number
JP2014078708A5
JP2014078708A5 JP2013206863A JP2013206863A JP2014078708A5 JP 2014078708 A5 JP2014078708 A5 JP 2014078708A5 JP 2013206863 A JP2013206863 A JP 2013206863A JP 2013206863 A JP2013206863 A JP 2013206863A JP 2014078708 A5 JP2014078708 A5 JP 2014078708A5
Authority
JP
Japan
Prior art keywords
layer
stack
metal layer
work function
tin
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Granted
Application number
JP2013206863A
Other languages
English (en)
Japanese (ja)
Other versions
JP6274805B2 (ja
JP2014078708A (ja
Filing date
Publication date
Priority claimed from EP12187571.0A external-priority patent/EP2717308A1/en
Application filed filed Critical
Publication of JP2014078708A publication Critical patent/JP2014078708A/ja
Publication of JP2014078708A5 publication Critical patent/JP2014078708A5/ja
Application granted granted Critical
Publication of JP6274805B2 publication Critical patent/JP6274805B2/ja
Active legal-status Critical Current
Anticipated expiration legal-status Critical

Links

JP2013206863A 2012-10-08 2013-10-02 二重仕事関数半導体デバイスの製造方法 Active JP6274805B2 (ja)

Applications Claiming Priority (2)

Application Number Priority Date Filing Date Title
EP12187571.0A EP2717308A1 (en) 2012-10-08 2012-10-08 A method for manufacturing a dual work function semiconductor device
EP12187571.0 2012-10-08

Publications (3)

Publication Number Publication Date
JP2014078708A JP2014078708A (ja) 2014-05-01
JP2014078708A5 true JP2014078708A5 (enrdf_load_stackoverflow) 2016-11-17
JP6274805B2 JP6274805B2 (ja) 2018-02-07

Family

ID=47010347

Family Applications (1)

Application Number Title Priority Date Filing Date
JP2013206863A Active JP6274805B2 (ja) 2012-10-08 2013-10-02 二重仕事関数半導体デバイスの製造方法

Country Status (3)

Country Link
US (1) US9245759B2 (enrdf_load_stackoverflow)
EP (1) EP2717308A1 (enrdf_load_stackoverflow)
JP (1) JP6274805B2 (enrdf_load_stackoverflow)

Families Citing this family (8)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US9484427B2 (en) 2014-07-01 2016-11-01 Globalfoundries Inc. Field effect transistors having multiple effective work functions
JP2016054250A (ja) * 2014-09-04 2016-04-14 豊田合成株式会社 半導体装置、製造方法、方法
US9859392B2 (en) 2015-09-21 2018-01-02 Samsung Electronics Co., Ltd. Integrated circuit device and method of manufacturing the same
KR102664033B1 (ko) 2017-02-06 2024-05-07 삼성전자주식회사 반도체 장치 및 그 제조 방법
EP4053891A4 (en) 2021-01-11 2023-01-04 Changxin Memory Technologies, Inc. Method for manufacturing semiconductor structure, and semiconductor structure
EP4276894A4 (en) * 2021-01-11 2024-07-10 Changxin Memory Technologies, Inc. METHOD FOR PRODUCING A SEMICONDUCTOR STRUCTURE AND SEMICONDUCTOR STRUCTURE
CN114765132A (zh) * 2021-01-11 2022-07-19 长鑫存储技术有限公司 半导体结构制作方法及半导体结构
US12009400B2 (en) 2021-02-14 2024-06-11 Taiwan Semiconductor Manufacturing Company, Ltd. Device providing multiple threshold voltages and methods of making the same

Family Cites Families (19)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US6794234B2 (en) * 2002-01-30 2004-09-21 The Regents Of The University Of California Dual work function CMOS gate technology based on metal interdiffusion
US7291527B2 (en) * 2005-09-07 2007-11-06 Texas Instruments Incorporated Work function control of metals
JP2009194352A (ja) * 2008-01-17 2009-08-27 Toshiba Corp 半導体装置の製造方法
US20090286387A1 (en) * 2008-05-16 2009-11-19 Gilmer David C Modulation of Tantalum-Based Electrode Workfunction
JP4602440B2 (ja) * 2008-06-12 2010-12-22 パナソニック株式会社 半導体装置及びその製造方法
US7994036B2 (en) * 2008-07-01 2011-08-09 Panasonic Corporation Semiconductor device and fabrication method for the same
JP5314964B2 (ja) * 2008-08-13 2013-10-16 ルネサスエレクトロニクス株式会社 半導体装置の製造方法
JP2010177265A (ja) * 2009-01-27 2010-08-12 Fujitsu Semiconductor Ltd 半導体装置の製造方法
US8309419B2 (en) * 2009-02-04 2012-11-13 Freescale Semiconductor, Inc. CMOS integration with metal gate and doped high-K oxides
JP5329294B2 (ja) * 2009-04-30 2013-10-30 ルネサスエレクトロニクス株式会社 半導体装置の製造方法
JP2010272596A (ja) * 2009-05-19 2010-12-02 Renesas Electronics Corp 半導体装置の製造方法
JP5372617B2 (ja) * 2009-06-24 2013-12-18 ルネサスエレクトロニクス株式会社 半導体装置の製造方法
JP5432621B2 (ja) * 2009-07-23 2014-03-05 富士通セミコンダクター株式会社 半導体装置の製造方法
DE102009047310B4 (de) * 2009-11-30 2013-06-06 Globalfoundries Dresden Module One Limited Liability Company & Co. Kg Austrittsarbeitseinstellung in Gate-Stapeln mit großem ε für Bauelemente mit unterschiedlichen Schwellwertspannungen
US8343865B2 (en) * 2010-01-21 2013-01-01 Renesas Electronics Corporation Semiconductor device having dual work function metal
US8643115B2 (en) * 2011-01-14 2014-02-04 International Business Machines Corporation Structure and method of Tinv scaling for high κ metal gate technology
JP2012186259A (ja) * 2011-03-04 2012-09-27 Renesas Electronics Corp 半導体装置の製造方法および半導体装置
JP5824661B2 (ja) * 2011-03-25 2015-11-25 パナソニックIpマネジメント株式会社 半導体装置及びその製造方法
US8729637B2 (en) * 2011-10-05 2014-05-20 International Business Machines Corporation Work function adjustment by carbon implant in semiconductor devices including gate structure

Similar Documents

Publication Publication Date Title
JP2014078708A5 (enrdf_load_stackoverflow)
US9356121B2 (en) Divot-free planarization dielectric layer for replacement gate
US8877623B2 (en) Method of forming semiconductor device
US9508826B2 (en) Replacement gate structure for enhancing conductivity
US8878280B2 (en) Flash memory device and method for manufacturing the same
WO2014062377A2 (en) Hybrid gate last integration scheme for multi-layer high-k gate stacks
JP2010045210A5 (enrdf_load_stackoverflow)
US10483371B2 (en) Semiconductor structure and fabrication method thereof
US20150228788A1 (en) Stress memorization process and semiconductor structure including contact etch stop layer
TW200917494A (en) Flash memory device and method of fabricating the same
US8975666B2 (en) MOS transistor and process thereof
US20130292746A1 (en) Divot-free planarization dielectric layer for replacement gate
US9318336B2 (en) Non-volatile memory structure employing high-k gate dielectric and metal gate
US20110291198A1 (en) Scaled Equivalent Oxide Thickness for Field Effect Transistor Devices
US20150214480A1 (en) Resistive random-access memory and method for fabricating the same
JP2009224509A5 (enrdf_load_stackoverflow)
JP2009054609A (ja) Pチャネルmosトランジスタ、nチャネルmosトランジスタ及び不揮発性半導体記憶装置
JP5374947B2 (ja) 半導体装置およびその製造方法
JP2010040711A5 (enrdf_load_stackoverflow)
JP2006120848A (ja) 半導体装置及びその製造方法
CN203134802U (zh) 一种半导体结构
US20110263114A1 (en) Method for etching mo-based metal gate stack with aluminium nitride barrier
CN105551957B (zh) Nmos晶体管及其形成方法
CN108321121A (zh) 后栅型半导体器件的制造方法
JP2010040710A5 (enrdf_load_stackoverflow)