JP2014007724A5 - - Google Patents

Download PDF

Info

Publication number
JP2014007724A5
JP2014007724A5 JP2012277525A JP2012277525A JP2014007724A5 JP 2014007724 A5 JP2014007724 A5 JP 2014007724A5 JP 2012277525 A JP2012277525 A JP 2012277525A JP 2012277525 A JP2012277525 A JP 2012277525A JP 2014007724 A5 JP2014007724 A5 JP 2014007724A5
Authority
JP
Japan
Prior art keywords
filter coefficients
noise prediction
detector
count value
check count
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Granted
Application number
JP2012277525A
Other languages
English (en)
Japanese (ja)
Other versions
JP2014007724A (ja
JP5670411B2 (ja
Filing date
Publication date
Priority claimed from US13/533,207 external-priority patent/US8781033B2/en
Application filed filed Critical
Publication of JP2014007724A publication Critical patent/JP2014007724A/ja
Publication of JP2014007724A5 publication Critical patent/JP2014007724A5/ja
Application granted granted Critical
Publication of JP5670411B2 publication Critical patent/JP5670411B2/ja
Expired - Fee Related legal-status Critical Current
Anticipated expiration legal-status Critical

Links

JP2012277525A 2012-06-26 2012-12-20 トラッピング・セットを破壊するための装置および方法 Expired - Fee Related JP5670411B2 (ja)

Applications Claiming Priority (2)

Application Number Priority Date Filing Date Title
US13/533,207 2012-06-26
US13/533,207 US8781033B2 (en) 2012-06-26 2012-06-26 Apparatus and method for breaking trapping sets

Publications (3)

Publication Number Publication Date
JP2014007724A JP2014007724A (ja) 2014-01-16
JP2014007724A5 true JP2014007724A5 (enExample) 2014-08-21
JP5670411B2 JP5670411B2 (ja) 2015-02-18

Family

ID=48699525

Family Applications (1)

Application Number Title Priority Date Filing Date
JP2012277525A Expired - Fee Related JP5670411B2 (ja) 2012-06-26 2012-12-20 トラッピング・セットを破壊するための装置および方法

Country Status (6)

Country Link
US (1) US8781033B2 (enExample)
EP (1) EP2706694A3 (enExample)
JP (1) JP5670411B2 (enExample)
KR (1) KR101482824B1 (enExample)
CN (1) CN103514061B (enExample)
TW (1) TWI484762B (enExample)

Families Citing this family (17)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US8869010B1 (en) * 2011-03-09 2014-10-21 Marvell International Ltd. Controlling decoder iterations based on measurements of physical variables
US9098105B2 (en) * 2012-08-24 2015-08-04 Avago Technologies General Ip (Singapore) Pte. Ltd. Dynamic Y-buffer size adjustment for retained sector reprocessing
US9116822B2 (en) * 2012-12-07 2015-08-25 Micron Technology, Inc. Stopping criteria for layered iterative error correction
US9362954B1 (en) * 2013-03-15 2016-06-07 Seagate Technology Llc Digital communications channel
US9202519B2 (en) 2014-03-28 2015-12-01 Avago Technologies General Ip (Singapore) Pte. Ltd. Adaptive calibration of noise predictive finite impulse response filter based on decoder convergence
KR20180009558A (ko) 2016-07-19 2018-01-29 삼성전자주식회사 저밀도-패리티 체크 코드를 이용하는 디코더 및 이를 포함하는 메모리 컨트롤러
KR102582326B1 (ko) * 2018-09-20 2023-09-26 에스케이하이닉스 주식회사 에러 정정 회로 및 이의 동작 방법
KR102592870B1 (ko) * 2018-10-12 2023-10-24 에스케이하이닉스 주식회사 에러 정정 회로 및 이의 동작 방법
KR102606829B1 (ko) 2019-01-09 2023-11-27 에스케이하이닉스 주식회사 Ldpc 디코더, 반도체 메모리 시스템 및 그것의 동작 방법
US12175363B2 (en) 2020-07-27 2024-12-24 Microchip Technology Inc. Regression neural network for identifying threshold voltages to be used in reads of flash memory devices
US12393846B2 (en) 2020-08-20 2025-08-19 Microchip Technology Inc. Partitionable neural network for solid state drives
US12493778B2 (en) 2020-12-15 2025-12-09 Microchip Technology Inc. Method and apparatus for performing a neural network operation
US12014068B2 (en) 2021-04-27 2024-06-18 Microchip Technology Inc. System and method for double data rate (DDR) chip-kill recovery
US11934696B2 (en) 2021-05-18 2024-03-19 Microchip Technology Inc. Machine learning assisted quality of service (QoS) for solid state drives
CN117480732B (zh) * 2021-09-28 2025-05-02 微芯片技术股份有限公司 具有陷阱块管理的ldpc解码
US12273194B2 (en) * 2021-10-20 2025-04-08 Telefonaktiebolaget Lm Ericsson (Publ) Iterative guessing random additive noise decoding (GRAND) in the presence of bursty channels
US11953987B1 (en) * 2022-09-16 2024-04-09 Western Digital Technologies, Inc. Trained states equalizer in a read channel

Family Cites Families (15)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US11026A (en) * 1854-06-06 Sofa-bedstead
US5757821A (en) * 1996-07-22 1998-05-26 Telefonaktiebolaget Lm Ericsson Method and apparatus for detecting communication signals having unequal error protection
US7088793B1 (en) * 2002-04-17 2006-08-08 Rockwell Collins, Inc. Equalizer for complex modulations in very noisy environments
US7522678B2 (en) * 2002-04-18 2009-04-21 Infineon Technologies Ag Method and apparatus for a data-dependent noise predictive viterbi
KR20050026320A (ko) * 2003-09-09 2005-03-15 삼성전자주식회사 데이터 재생 장치 및 방법
JP2009531931A (ja) * 2006-03-31 2009-09-03 エヌエックスピー ビー ヴィ Ａ／ｄ変換器の較正回路及び較正方法
KR101418467B1 (ko) * 2008-08-15 2014-07-10 엘에스아이 코포레이션 니어 코드워드들의 ｒａｍ 리스트-디코딩
JP5506828B2 (ja) 2009-03-05 2014-05-28 エルエスアイ コーポレーション 繰り返し復号器のための改良ターボ等化方法
US8407550B2 (en) * 2009-08-14 2013-03-26 Mitsubishi Electric Research Laboratories, Inc. Method and system for decoding graph-based codes using message-passing with difference-map dynamics
US8312359B2 (en) * 2009-09-18 2012-11-13 Lsi Corporation Branch-metric calibration using varying bandwidth values
US8578253B2 (en) * 2010-01-04 2013-11-05 Lsi Corporation Systems and methods for updating detector parameters in a data processing circuit
US8898537B2 (en) * 2010-03-17 2014-11-25 The Royal Institution For The Advancement Of Learning/Mcgill University Method and system for decoding
KR101152482B1 (ko) 2010-11-08 2012-06-01 성균관대학교산학협력단 고속 부호율-적응 저밀도 패리티 코드를 이용한 복호화 방법 및 이러한 방법을 사용하는 부/복호화 장치
US8806309B2 (en) * 2011-06-13 2014-08-12 Silicon Motion Inc. Method for controlling message-passing algorithm based decoding operation by referring to statistics data of syndromes of executed iterations and related control apparatus thereof
US8880986B2 (en) * 2012-05-30 2014-11-04 Lsi Corporation Systems and methods for improved data detection processing

Similar Documents

Publication Publication Date Title
JP2014007724A5 (enExample)
US10389381B2 (en) System and method for dynamic scaling of LDPC decoder in a solid state drive
JP5670411B2 (ja) トラッピング・セットを破壊するための装置および方法
US10353622B2 (en) Internal copy-back with read-verify
US9411683B2 (en) Error correction in memory
US9454428B2 (en) Error correction method and module for non-volatile memory
US8495479B1 (en) Defect detection and correction via monitoring of syndromes and bit flips in decoder
US9467172B1 (en) Forward error correction decoder and method therefor
US9432053B1 (en) High speed LDPC decoder
KR101439815B1 (ko) 메모리에서의 에러 정정 처리 회로 및 에러 정정 처리 방법
US8572471B2 (en) SOVA sharing during LDPC global iteration
US9559727B1 (en) Stopping rules for turbo product codes
US9391644B2 (en) Method of decoding a correcting code, for example a turbo-code, by analysis of the extended spectrum of the words of the code
JP5631846B2 (ja) 半導体メモリ装置および復号方法
US20150280751A1 (en) Joint source-channel encoding and decoding for compressed and uncompressed data
US20130007557A1 (en) Systems and Methods for Evaluating and Debugging LDPC Iterative Decoders
CN113131947B (zh) 译码方法、译码器和译码装置
KR101547577B1 (ko) 비트 에러에 대한 하계를 사용한 전력 절약 테크닉
JP2012182623A5 (enExample)
JP2013186938A5 (enExample)
CN103780335A (zh) 迭代译码的方法和装置
JP2013125542A5 (enExample)
US20140059402A1 (en) Method and apparatus for controlling the decoding of codewords received by a linear block code pipelined decoder from an input buffer
CN106970852A (zh) 闪存错误控制电路及其方法
US20250211255A1 (en) High-throughput low-power decoder