JP2012191054A - Multiple wiring board and wiring board - Google Patents

Multiple wiring board and wiring board Download PDF

Info

Publication number
JP2012191054A
JP2012191054A JP2011054363A JP2011054363A JP2012191054A JP 2012191054 A JP2012191054 A JP 2012191054A JP 2011054363 A JP2011054363 A JP 2011054363A JP 2011054363 A JP2011054363 A JP 2011054363A JP 2012191054 A JP2012191054 A JP 2012191054A
Authority
JP
Japan
Prior art keywords
wiring board
board
substrate
mother
wiring
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Pending
Application number
JP2011054363A
Other languages
Japanese (ja)
Inventor
Hiroshi Yamada
浩 山田
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Kyocera Corp
Original Assignee
Kyocera Corp
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Kyocera Corp filed Critical Kyocera Corp
Priority to JP2011054363A priority Critical patent/JP2012191054A/en
Publication of JP2012191054A publication Critical patent/JP2012191054A/en
Pending legal-status Critical Current

Links

Images

Landscapes

  • Structure Of Printed Boards (AREA)

Abstract

PROBLEM TO BE SOLVED: To provide a multiple wiring board that allows such division of a motherboard as reduces burrs of each wiring board region, and a wiring board with suppressed burrs and others.SOLUTION: In a multiple wiring board 10, a motherboard 1 comprising a flat lower motherboard on which a plurality of square wiring board regions 2 are arrayed in a matrix and an upper motherboard laminated on an upper surface of the lower motherboard to form wall portions 5 about mount portions in the wiring board regions 2 has dummy regions 4 arranged between adjacent wiring board regions 2 on one side of the wiring board regions 2, has the upper motherboard absent on the one side of the wiring board regions 2 to expose the upper surface of the lower motherboard from the wiring board regions 2 to the dummy regions 4, and has division grooves formed along boundaries of the wiring board regions 2 on an upper surface of the motherboard 1. The division grooves have a sufficient depth in the portions where the upper motherboard forming the wall portions 5 are absent to suppress burrs and cracks, so that the multiple wiring board 10 can be easily divided into wiring boards.

Description

本発明は、半導体素子や撮像素子等の電子部品を搭載するための搭載部を有し、搭載部の周辺に平面視でコの字状に壁部が形成された配線基板と、この配線基板が縦横の並びに配列された多数個取り配線基板に関するものである。   The present invention includes a wiring board having a mounting portion for mounting an electronic component such as a semiconductor element or an image sensor, and a wall portion formed in a U-shape in a plan view around the mounting portion, and the wiring board Relates to a multi-piece wiring board arranged vertically and horizontally.

従来、半導体素子や撮像素子等の電子部品を搭載するために用いられる配線基板は、酸化アルミニウム質焼結体やガラスセラミック焼結体等のセラミック焼結体からなり、上面に電子部品を搭載するための搭載部を有する四角平板状の基板部と、セラミック焼結体からなり、搭載部を取り囲むように基板部の上面に積層された枠状の壁部とを備えている。   Conventionally, wiring boards used for mounting electronic components such as semiconductor elements and imaging elements are made of ceramic sintered bodies such as aluminum oxide sintered bodies and glass ceramic sintered bodies, and electronic components are mounted on the upper surface. A rectangular flat plate-like substrate portion having a mounting portion for forming a frame, and a frame-like wall portion made of a ceramic sintered body and laminated on the upper surface of the substrate portion so as to surround the mounting portion.

このような配線基板は、一般に、1枚の広面積の母基板から複数個の配線基板を同時集約的に得るようにした、いわゆる多数個取り配線基板の形態で製作されている。多数個取り配線基板は、上記のような配線基板となる配線基板領域が母基板に縦横の並びに配列されてなり、隣り合う配線基板領域の基板部同士および壁部同士は互いにつながっている。   Such a wiring board is generally manufactured in the form of a so-called multi-cavity wiring board in which a plurality of wiring boards are obtained simultaneously from a single large-area mother board. In the multi-cavity wiring board, the wiring board regions to be the wiring boards as described above are arranged vertically and horizontally on the mother board, and the board portions and the wall portions of the adjacent wiring board regions are connected to each other.

上記従来の配線基板および多数個取り配線基板では、搭載部と壁部とにより電子部品を気密封止するための凹部(いわゆるキャビティ)が形成され、例えば蓋体を壁部の上面に接合して凹部を塞ぐことで、搭載部に搭載された電子部品が気密封止される。   In the conventional wiring board and the multi-cavity wiring board, a recess (so-called cavity) for hermetically sealing electronic components is formed by the mounting portion and the wall portion. For example, a lid is bonded to the upper surface of the wall portion. By closing the recess, the electronic component mounted on the mounting portion is hermetically sealed.

なお、多数個取り配線基板においては、配線基板領域の境界に沿って分割溝が形成されており、この分割溝を挟んで母基板に曲げ応力を加えて母基板を破断させることによって、個片の配線基板への分割が行なわれる。分割溝は、未焼成の母基板の上面に、隣り合う配線基板領域の壁部同士の境界にカッター刃等を用いて所定の深さで切り込みを入れることによって形成される。   In the multi-piece wiring board, the dividing groove is formed along the boundary of the wiring board region, and the mother board is broken by applying a bending stress to the mother board across the dividing groove. Is divided into wiring boards. The dividing groove is formed by cutting a predetermined depth on the upper surface of the unfired mother board using a cutter blade or the like at the boundary between the walls of adjacent wiring board regions.

特開2009−283645号公報JP 2009-283645 A

近年、搭載部を外部に開放させるように、基板部上に積層された壁部を部分的に非形成として、搭載部が開放された配線基板が用いられるようになってきている。このような配線基板を、例えば特許文献1の図7に示すように多数個取り配線基板の形態で作製する。このように多数個取り配線基板から配線基板を作製するときには、搭載部が外部に開放した辺に沿ってカッター刃を用いて分割溝を形成しようとすると、壁部にカッター刃が深く入って壁部が変形してしまうので、搭載部が外部に開放した辺に沿ってカッター刃を十分な深さまで入れることが難しい。そのため、壁部が非形成とされた部分で分割溝が十分な深さで形成されず、分割するときに配線基板領域にバリやクラック等が発生しやすかった。また、壁部の端部分に機械的な破壊が生じたり、この端部分が個片の配線基板の搬送や電子部品の搭載等の取り扱い時の妨げになったりする可能性もある。   In recent years, in order to open the mounting portion to the outside, a wiring board in which the mounting portion is opened while the wall portion stacked on the substrate portion is partially not formed has been used. Such a wiring board is manufactured in the form of a multi-cavity wiring board as shown in FIG. When manufacturing a wiring board from a multi-piece wiring board in this way, if it is attempted to form a dividing groove using a cutter blade along the side where the mounting portion is open to the outside, the cutter blade enters the wall portion deeply into the wall. Since the portion is deformed, it is difficult to insert the cutter blade to a sufficient depth along the side where the mounting portion is open to the outside. Therefore, the dividing groove is not formed at a sufficient depth in the portion where the wall portion is not formed, and burrs, cracks, and the like are likely to occur in the wiring board region when dividing. Further, there is a possibility that the end portion of the wall portion may be mechanically broken, or that the end portion may interfere with handling such as transportation of individual wiring boards or mounting of electronic components.

本発明は、このような従来の問題点に鑑みて完成されたものであり、その目的は、配線基板領域の1つの辺において搭載部を外部に開放させるように壁部に非形成の部分を設けた多数個取り配線基板であって、バリやクラック等を発生させることなく個片の配線基板に分割することが容易な多数個取り配線基板、およびこの多数個取り配線基板が個片に分
割されてなる、バリやクラック等が抑制された配線基板を提供することにある。
The present invention has been completed in view of such a conventional problem, and an object of the present invention is to provide a non-formed portion on the wall portion so as to open the mounting portion to the outside on one side of the wiring board region. A multi-piece wiring board provided, which can be easily divided into pieces without generating burrs, cracks, etc., and the multi-piece wiring board is divided into pieces. An object of the present invention is to provide a wiring board in which burrs and cracks are suppressed.

本発明の多数個取り配線基板は、セラミック焼結体からなり、上面の中央部に電子部品の搭載部を有する四角形状の複数の配線基板領域が縦横の並びに配列された平板状の下部母基板と、セラミック焼結体からなり、前記下部母基板の上面に積層された、それぞれの前記配線基板領域において前記搭載部の周辺に壁部を形成するための上部母基板とからなる母基板で構成された多数個取り配線基板であって、前記配線基板領域の1つの辺側で、隣り合って配列された前記配線基板領域との間にダミー領域が配置されており、前記配線基板領域の前記1つの辺において、前記上部母基板が非形成とされて、前記下部母基板の上面が前記配線基板領域から前記ダミー領域まで露出しており、前記母基板の上面の前記配線基板領域の境界に沿って分割溝が形成されていることを特徴とするものである。   The multi-cavity wiring board of the present invention is made of a ceramic sintered body, and is a flat lower mother board in which a plurality of rectangular wiring board regions having an electronic component mounting portion at the center of the upper surface are arranged vertically and horizontally. And a mother substrate made of a ceramic sintered body and laminated on the upper surface of the lower mother substrate, and an upper mother substrate for forming a wall portion around the mounting portion in each wiring substrate region And a dummy area is disposed between the wiring board areas arranged adjacent to each other on one side of the wiring board area, and the wiring board area includes the dummy area. In one side, the upper mother board is not formed, and the upper surface of the lower mother board is exposed from the wiring board region to the dummy region, and is located at the boundary of the wiring board region on the upper surface of the mother board. Along the minute It is characterized in that the groove is formed.

本発明の配線基板は、セラミック焼結体からなり、上面の中央部に電子部品の搭載部を有する四角平板状の下部基板と、セラミック焼結体からなり、前記下部基板の上面に積層された、該下部基板の3つの辺において前記搭載部の周辺に壁部を形成する平面視でコの字状の上部基板とを備え、前記壁部が形成されていない他の1つの辺において前記下部基板が前記上部基板の両端を結ぶ線よりも外側に張り出した部分を有し、前記張り出した部分の上面に外部端子が配置されていることを特徴とするものである。   The wiring board of the present invention is made of a ceramic sintered body, and is formed of a rectangular flat plate-like lower substrate having an electronic component mounting portion at the center of the upper surface, and a ceramic sintered body, and is laminated on the upper surface of the lower substrate. And a U-shaped upper substrate in plan view for forming a wall portion around the mounting portion on three sides of the lower substrate, and the lower portion on the other side where the wall portion is not formed. The substrate has a portion protruding outward from a line connecting both ends of the upper substrate, and an external terminal is disposed on an upper surface of the protruding portion.

本発明の多数個取り配線基板によれば、四角形状の複数の配線基板領域が縦横の並びに配列された平板状の下部母基板と、下部母基板の上面に積層された、それぞれの配線基板領域において搭載部の周辺に壁部を形成するための上部母基板とからなる母基板の、配線基板領域の1つの辺側で、隣り合って配列された配線基板領域との間にダミー領域が配置されており、配線基板領域の1つの辺において、上部母基板が非形成とされて、下部母基板の上面が配線基板領域からダミー領域まで露出しており、母基板の上面の配線基板領域の境界に沿って分割溝が形成されていることから、壁部となる上部母基板を非形成とした部分においても分割溝を十分な深さで形成することができ、バリやクラック等を発生させることなく個片の配線基板に分割することが容易な多数個取り配線基板とすることができる。   According to the multi-cavity wiring board of the present invention, each of the wiring board areas is formed by laminating a plurality of rectangular wiring board areas in the form of a flat bottom mother board arranged vertically and horizontally and the upper surface of the lower mother board. A dummy region is disposed between adjacent wiring substrate regions on one side of the wiring substrate region of the mother substrate formed of an upper mother substrate for forming a wall portion around the mounting portion in FIG. The upper mother board is not formed on one side of the wiring board area, and the upper surface of the lower mother board is exposed from the wiring board area to the dummy area. Since the dividing groove is formed along the boundary, the dividing groove can be formed at a sufficient depth even in a portion where the upper mother substrate which is the wall portion is not formed, and burrs, cracks, etc. are generated. It can be divided into individual wiring boards without Can be to an easy multiple patterning wiring board be.

本発明の配線基板によれば、上部基板が非形成とされて、配線基板の張り出した部分の上面と外部回路基板とを接合して電気的に接続するので、配線基板に素子を実装して外部回路基板に接合した電子部品モジュールを低背化できる。   According to the wiring board of the present invention, the upper board is not formed, and the upper surface of the protruding part of the wiring board and the external circuit board are joined and electrically connected, so that the element is mounted on the wiring board. The height of the electronic component module bonded to the external circuit board can be reduced.

本発明の多数個取り配線基板の実施の形態の一例を示す上面図である。It is a top view which shows an example of embodiment of the multi-piece wiring board of this invention. 図1に示す多数個取り配線基板のA部を拡大して示す斜視図である。It is a perspective view which expands and shows the A section of the multi-piece wiring board shown in FIG. 本発明の多数個取り配線基板の実施の形態の他の例を示す上面図である。It is a top view which shows the other example of embodiment of the multi-piece wiring board of this invention. (a)および(b)はそれぞれ本発明の配線基板の実施の形態の一例を示す上面図および斜視図である。(A) And (b) is the top view and perspective view which respectively show an example of embodiment of the wiring board of this invention. (a)および(b)はそれぞれ本発明の配線基板の実施の形態の他の例を示す上面図および斜視図である。(A) And (b) is the top view and perspective view which show the other example of embodiment of the wiring board of this invention, respectively. (a)および(b)はそれぞれ本発明の配線基板の実施の形態の他の例を示す上面図および斜視図である。(A) And (b) is the top view and perspective view which show the other example of embodiment of the wiring board of this invention, respectively. (a)は図5に示す配線基板に電子部品を実装した撮像モジュールの実施の形態の一例を示す断面図であり、(b)は配線基板に電子部品を実装した撮像モジュールの実施の形態の他の例である。(A) is sectional drawing which shows an example of embodiment of the imaging module which mounted the electronic component on the wiring board shown in FIG. 5, (b) is embodiment of the imaging module which mounted the electronic component on the wiring board. Another example. (a)は図4に示す配線基板に電子部品を実装した他の例を示す上面図であり、(b)は(a)のA−A線における断面図である。(A) is a top view which shows the other example which mounted the electronic component on the wiring board shown in FIG. 4, (b) is sectional drawing in the AA of (a).

本発明の多数個取り配線基板および配線基板について、添付の図面を参照しつつ説明する。図1〜図8において、1は母基板、1aは上部母基板、1bは下部母基板、2は配線基板領域、3は搭載部、3bは下面の搭載部、4はダミー領域、4bは第2のダミー領域、5は壁部、6aは上部母基板1aの分割溝、6bは下部母基板1bの分割溝、7は配線導体、8は外部端子、9は貫通孔、10は多数個取り配線基板、11は絶縁基板、11aは上部基板、11bは下部基板、12は撮像素子、12aは受光部、13は透明板材、14はレンズ、15はレンズ固定部材、16は外部回路基板、17はアンダーフィル材、18aはチューナーIC、18bはOFDMチップである。なお、図2には、個々の配線導体7、外部端子8、貫通孔9は図示していない。   A multi-piece wiring board and a wiring board according to the present invention will be described with reference to the accompanying drawings. 1 to 8, 1 is a mother board, 1a is an upper mother board, 1b is a lower mother board, 2 is a wiring board area, 3 is a mounting part, 3b is a mounting part on the lower surface, 4 is a dummy area, 4b is a first board 2 is a dummy area, 5 is a wall, 6a is a dividing groove of the upper mother board 1a, 6b is a dividing groove of the lower mother board 1b, 7 is a wiring conductor, 8 is an external terminal, 9 is a through hole, and 10 is a large number. Wiring board, 11 is an insulating board, 11a is an upper board, 11b is a lower board, 12 is an image sensor, 12a is a light receiving portion, 13 is a transparent plate, 14 is a lens, 15 is a lens fixing member, 16 is an external circuit board, 17 Is an underfill material, 18a is a tuner IC, and 18b is an OFDM chip. In FIG. 2, the individual wiring conductors 7, the external terminals 8, and the through holes 9 are not shown.

本発明の多数個取り配線基板10は、搭載部3を有する複数の配線基板領域2が縦横の並びに配列された下部母基板1bに上部母基板1aが積層されて母基板1が構成され、母基板1に、配線基板領域2の境界に沿って分割溝6a,6bが形成されて構成されている。   In the multi-piece wiring board 10 of the present invention, an upper mother board 1a is laminated on a lower mother board 1b in which a plurality of wiring board regions 2 having mounting portions 3 are arranged vertically and horizontally. Divided grooves 6 a and 6 b are formed in the substrate 1 along the boundary of the wiring substrate region 2.

このような母基板1は、セラミック焼結体からなり、配線基板領域2が四角形状に形成されている。また、上部母基板1aは搭載部3の周辺に壁部5を形成するための枠状に形成されている。さらに、縦および横の少なくとも一方の並びに隣り合って配列された配線基板領域2の間にダミー領域4が配置されている。   Such a mother substrate 1 is made of a ceramic sintered body, and a wiring substrate region 2 is formed in a square shape. Further, the upper mother board 1 a is formed in a frame shape for forming the wall part 5 around the mounting part 3. Further, a dummy region 4 is disposed between at least one of the vertical and horizontal lines and the wiring substrate region 2 arranged adjacent to each other.

つまり上部母基板1aは、1つの配線基板領域2に対してはコの字状であり、搭載部3の周囲を取り囲む枠状ではないが、配線基板領域2と配線基板領域2の一つの辺側のダミー領域4とをまとめて枠状に取り囲んでおり、全体として枠状になっている。   That is, the upper mother board 1a is U-shaped with respect to one wiring board area 2 and is not a frame shape surrounding the periphery of the mounting portion 3, but one side of the wiring board area 2 and the wiring board area 2 The dummy regions 4 on the side are collectively enclosed in a frame shape, and the whole is a frame shape.

なお、配線基板領域2の1つの辺において、上部母基板1aが非形成とされた部分は、図1〜図3に示す例のように、配線基板領域2の一つの辺および、この一つの辺側のダミー領域4の一部である。すなわち、配線基板領域2から、上部母基板1aが非形成とされた辺の方向に、ダミー領域4の途中まで、上部母基板1aが非形成とされている。例えば、図1および図3に示す例においては、配線基板領域2から、配線基板領域2の横方向の一方側に隣接するダミー領域4の横方向の途中まで、上部母基板1aが非形成とされている。   Note that, in one side of the wiring board region 2, a portion where the upper mother board 1 a is not formed is one side of the wiring board region 2 and this one, as in the example shown in FIGS. 1 to 3. This is a part of the dummy region 4 on the side. That is, the upper mother board 1a is not formed from the wiring board area 2 to the middle of the dummy area 4 in the direction of the side where the upper mother board 1a is not formed. For example, in the example shown in FIGS. 1 and 3, the upper mother board 1a is not formed from the wiring board area 2 to the middle of the dummy area 4 adjacent to one side of the wiring board area 2 in the horizontal direction. Has been.

上記のように枠状の上部母基板1aが、配線基板領域2の1つの辺において非形成とされて、この1つの辺で下部母基板1bの上面が配線基板領域2からダミー領域4まで露出して複数の配線基板領域2が配列されている。すなわち、従来技術の多数個取り配線基板に比べて、壁部5の端部分が、配線基板領域2の境界から離れるように切り欠かれた形状になっており、壁部5が形成されていない部分が配線基板領域2の境界に沿って、ダミー領域4まで達するように続いている。   As described above, the frame-shaped upper mother board 1a is not formed on one side of the wiring board area 2, and the upper surface of the lower mother board 1b is exposed from the wiring board area 2 to the dummy area 4 on this one side. Thus, a plurality of wiring board regions 2 are arranged. That is, the end portion of the wall portion 5 is cut away from the boundary of the wiring substrate region 2 and the wall portion 5 is not formed as compared with the multi-cavity wiring substrate of the prior art. The portion continues to reach the dummy region 4 along the boundary of the wiring board region 2.

母基板1は、ガラスセラミック焼結体,酸化アルミニウム質焼結体,窒化アルミニウム質焼結体,炭化珪素質焼結体,窒化珪素質焼結体,ムライト質焼結体等のセラミック焼結体により形成されている。なお、この実施の形態の例において、多数個取り配線基板10の母基板1の外周には、配列された複数の配線基板領域2を取り囲むように第2のダミー領域4bが設けられている。   The mother substrate 1 is a ceramic sintered body such as a glass ceramic sintered body, an aluminum oxide sintered body, an aluminum nitride sintered body, a silicon carbide sintered body, a silicon nitride sintered body, and a mullite sintered body. It is formed by. In the example of this embodiment, a second dummy area 4 b is provided on the outer periphery of the mother board 1 of the multi-piece wiring board 10 so as to surround the plurality of wiring board areas 2 arranged.

母基板1は、例えば下部母基板1bと上部母基板1aとが一体焼成されて作製されている。すなわち、ホウケイ酸系ガラス,酸化ケイ素および酸化アルミニウム等の原料粉末に適当な有機溶剤およびバインダを添加してシート状に成形して複数のセラミックグリーン
シートを作製し、この一部のものについて打ち抜き加工を施して枠状に成形した後、打ち抜き加工を施していない平板状のセラミックグリーンシートの上に枠状のセラミックグリーンシートを積層し、この積層体を一体焼成すれば、ホウケイ酸ガラス−酸化アルミニウム系のガラスセラミック焼結体からなる母基板1を作製できる。この場合、平板状のセラミックグリーンシートが下部母基板1bになり、枠状のセラミックグリーンシートが上部母基板1aになる。
The mother board 1 is produced by, for example, integrally firing a lower mother board 1b and an upper mother board 1a. That is, by adding an appropriate organic solvent and binder to raw powders such as borosilicate glass, silicon oxide, and aluminum oxide, a plurality of ceramic green sheets are formed by molding into a sheet shape, and a part of this is punched After forming into a frame shape by laminating a frame-shaped ceramic green sheet on a flat ceramic green sheet that has not been punched, and baking this laminate integrally, borosilicate glass-aluminum oxide A mother substrate 1 made of a sintered glass ceramic material can be produced. In this case, the flat ceramic green sheet becomes the lower mother board 1b, and the frame-shaped ceramic green sheet becomes the upper mother board 1a.

下部母基板1bに配列された複数の配線基板領域2は、中央部等に電子部品の搭載部3を有しており、それぞれが個片の配線基板の下部基板11bとなる領域である。この下部母基板1bの上に枠状の上部母基板1aが積層されて母基板1が形成されている。上部母基板1aは、搭載部3の周辺に壁部5を形成するためのものであり、個片の配線基板の上部基板11aとなるものである。壁部5は、搭載部3に搭載される電子部品を保護するためのものである。   The plurality of wiring board regions 2 arranged on the lower mother board 1b have electronic component mounting parts 3 in the central part or the like, and each is an area that becomes the lower board 11b of the individual wiring board. A mother board 1 is formed by laminating a frame-shaped upper mother board 1a on the lower mother board 1b. The upper mother board 1a is for forming the wall part 5 around the mounting part 3, and serves as the upper board 11a of the individual wiring board. The wall portion 5 is for protecting electronic components mounted on the mounting portion 3.

この上部母基板1aが非形成とされた部分では、配線基板領域2からダミー領域4まで露出している部分の下部母基板1bの上面の配線基板領域2の境界に分割溝6bが形成されている。また、上部母基板1aが形成されている部分では、配線基板領域2の境界に沿って、上部母基板1aの上面に分割溝6aが形成されている。これらの分割溝6a,6bは、母基板1となるセラミックグリーンシートの積層体に、下部母基板1bとなるセラミックグリーンシートの露出させた上面、および上部母基板1aとなるセラミックグリーンシートの上面に、配線基板領域2の境界に沿ってカッター刃等で切り込みを入れることによって形成されている。   In the portion where the upper mother board 1a is not formed, a dividing groove 6b is formed at the boundary of the wiring board area 2 on the upper surface of the lower mother board 1b where the wiring board area 2 to the dummy area 4 are exposed. Yes. Further, in the portion where the upper mother board 1 a is formed, the dividing grooves 6 a are formed on the upper surface of the upper mother board 1 a along the boundary of the wiring board region 2. These dividing grooves 6a and 6b are formed on the upper surface of the ceramic green sheet serving as the lower mother board 1b and the upper surface of the ceramic green sheet serving as the upper mother board 1a in the ceramic green sheet stack as the mother board 1. It is formed by cutting with a cutter blade or the like along the boundary of the wiring board region 2.

分割溝6a,6bは、母基板1をこの分割溝6a,6bに沿って破断させ、個片の配線基板に分割するためのものである。上記したように、分割溝6a,6bには、上部母基板1aの上面に形成されている分割溝6aと、下部母基板1bの上面に形成されている分割溝6bとがある。これらの分割溝6a,6bは、配線基板領域2の同じ一続きの境界上にあるもの同士は、平面視で一直線上に続いていることが好ましい。   The division grooves 6a and 6b are for breaking the mother board 1 along the division grooves 6a and 6b and dividing the mother board 1 into individual wiring boards. As described above, the divided grooves 6a and 6b include the divided grooves 6a formed on the upper surface of the upper mother substrate 1a and the divided grooves 6b formed on the upper surface of the lower mother substrate 1b. It is preferable that those divided grooves 6a and 6b on the same continuous boundary of the wiring board region 2 continue on a straight line in plan view.

分割溝6a,6bの深さは、下部母基板1bや上部母基板1aの材料や厚み、配線基板領域2の大きさ等の割れやすさに影響を与える条件に応じて適宜設定すればよい。例えば、配線基板領域2が、1辺の長さが約2.5〜10mm程度のときに、母基板1を構成する上
部母基板1aおよび下部母基板1bがいずれもホウケイ酸系ガラスと酸化アルミニウム質焼結体とを主成分とするガラスセラミック焼結体からなり、母基板1の厚みが約0.3〜1.5mm程度の場合であれば、上部母基板1aの分割溝6aの深さを約0.25〜0.3mm程度と
し、下部母基板1bの分割溝6bの深さを約0.1〜0.2mm程度とすればよい。
The depths of the dividing grooves 6a and 6b may be set as appropriate according to conditions that affect the fragility such as the material and thickness of the lower mother board 1b and the upper mother board 1a, the size of the wiring board region 2, and the like. For example, when the wiring board region 2 has a side length of about 2.5 to 10 mm, the upper mother board 1a and the lower mother board 1b constituting the mother board 1 are both made of borosilicate glass and aluminum oxide If the thickness of the mother substrate 1 is about 0.3 to 1.5 mm, the depth of the dividing groove 6a of the upper mother substrate 1a is about 0.25 to 0.3. The depth of the dividing groove 6b of the lower mother substrate 1b may be about 0.1 to 0.2 mm.

また、母基板1の下面、つまり下部母基板1bの下面にも、配線基板領域2の境界に沿って下面側分割溝(図示せず)を形成するようにしてもよい。この下面側分割溝は、分割溝6a,6bと平面視で重なる位置に形成されることになるが、上部母基板1aの分割溝6aと平面視で重なる位置に形成されたものの深さを、下部母基板1bと平面視で重なる位置に形成されたものの深さよりも深くしておいてもよい。このように下面側分割溝の深さを設定しておけば、上部母基板1aの上面に分割溝6aが形成されている部位における母基板1の機械的な強度を低くして、母基板1の分割をより容易にできる。   Also, a lower surface side division groove (not shown) may be formed along the boundary of the wiring board region 2 on the lower surface of the mother substrate 1, that is, the lower surface of the lower mother substrate 1b. This lower surface side dividing groove is formed at a position overlapping with the dividing grooves 6a and 6b in a plan view, but the depth of what is formed at a position overlapping with the dividing groove 6a of the upper mother substrate 1a in a plan view is You may make deeper than the depth of what was formed in the position which overlaps with the lower mother board | substrate 1b by planar view. If the depth of the lower surface side dividing groove is set in this way, the mechanical strength of the mother substrate 1 at the portion where the dividing groove 6a is formed on the upper surface of the upper mother substrate 1a is lowered, and the mother substrate 1 Can be more easily divided.

上記であることから、下部母基板1bの上面が配線基板領域2からダミー領域4まで露出しているため、この露出した下部母基板1bの上面に分割溝6bを、十分な深さに形成できる。したがって、バリやクラック等を発生させることなく配線基板に分割できる。   As described above, since the upper surface of the lower mother substrate 1b is exposed from the wiring substrate region 2 to the dummy region 4, the dividing groove 6b can be formed to a sufficient depth on the exposed upper surface of the lower mother substrate 1b. . Therefore, it can be divided into wiring boards without generating burrs or cracks.

図1および図3に示す例では、壁部5の端部分が配線基板領域2とダミー領域4との境
界から離れるように切り欠かれた形状になっており、壁部5が形成されていない部分が配線基板領域2からダミー領域4まで達するように続いているため、ダミー領域4と配線基板領域2との境界に沿って分割する際に壁部5の端部が破損することを低減することもできる。
In the example shown in FIGS. 1 and 3, the end portion of the wall portion 5 has a shape that is cut away from the boundary between the wiring board region 2 and the dummy region 4, and the wall portion 5 is not formed. Since the portion continues so as to reach from the wiring board region 2 to the dummy region 4, it is possible to reduce damage to the end portion of the wall portion 5 when dividing along the boundary between the dummy region 4 and the wiring board region 2. You can also.

図1に示す例では、配線基板領域2の1つの辺側で、隣り合って配列された配線基板領域2との間にダミー領域4が配置され、1つの辺と隣接する2つの辺側で隣り合って配列された配線基板領域2同士は隣接しており、配線基板領域2の1つの辺において、上部母基板1aが非形成とされて、下部母基板1bの上面が配線基板領域2からダミー領域4まで露出しており、母基板1の上面の配線基板領域2の境界に沿って分割溝が形成されている。すなわち、図1に示す例では、上部母基板1aが非形成とされた部分は、上記1つの辺側(横方向の1つの辺側)で縦方向につながっている。このような構成とすると、複数の配線基板領域2の、上部母基板1aが非形成とされた部分が縦または横のいずれか一方の方向(図1に示す例では縦方向)に繋がっており、面一な部分に分割溝を形成するので、下部母基板1bの分割溝6bを正確に形成するのに有効である。   In the example shown in FIG. 1, a dummy region 4 is arranged on one side of the wiring substrate region 2 between the wiring substrate regions 2 arranged adjacent to each other, and on two sides adjacent to one side. The wiring substrate regions 2 arranged adjacent to each other are adjacent to each other, the upper mother substrate 1a is not formed on one side of the wiring substrate region 2, and the upper surface of the lower mother substrate 1b is separated from the wiring substrate region 2. The dummy region 4 is exposed and a dividing groove is formed along the boundary of the wiring substrate region 2 on the upper surface of the mother substrate 1. That is, in the example shown in FIG. 1, the portion where the upper mother board 1a is not formed is connected in the vertical direction on the one side (one side in the horizontal direction). With such a configuration, portions of the plurality of wiring board regions 2 where the upper mother board 1a is not formed are connected in either the vertical or horizontal direction (vertical direction in the example shown in FIG. 1). Since the dividing groove is formed in the flush portion, it is effective for accurately forming the dividing groove 6b of the lower mother substrate 1b.

図3に示す例では、それぞれの配線基板領域2の周囲を取り囲むようにダミー領域4および上部母基板1aが配置されており、上部母基板1aが非形成とされた1つの辺同士の間(縦方向の非形成とされた部分同士の間)には上部母基板1aが配置されている。このような構成とすると、多数個取り配線基板10の強度を高くできるので、搬送時に分割されてしまうことを抑制するのに有効である。多数個取り配線基板10が薄いときには特に有効である。   In the example shown in FIG. 3, the dummy area 4 and the upper mother board 1 a are arranged so as to surround each wiring board area 2, and between the one side where the upper mother board 1 a is not formed ( The upper mother substrate 1a is disposed between the non-formed portions in the vertical direction. With such a configuration, the strength of the multi-piece wiring board 10 can be increased, which is effective in suppressing the division during transportation. This is particularly effective when the multi-piece wiring board 10 is thin.

また、母基板1の外周に第2のダミー領域4bを設けておけば、最外周の配線基板領域2の並びにおいて上部母基板1aの一部を非形成とすることが容易である。例えば、図1に示す例のように、上部母基板1aに縦方向につながった非形成の部分を設けても、第2のダミー領域4bによって、上部母基板1aが外周でつながっているので、上部母基板1aとなるセラミックグリーンシートを作製する際に、上部母基板1aとなるセラミックグリーンシートに搭載部となる部分および非形成部となる部分に貫通孔を形成すればよい。また、図3に示す例においては、上部母基板1aの非形成の部分を小さくしているので、上部母基板1aとなるセラミックグリーンシートに形成する貫通孔も小さくでき、セラミックグリーンシートの取り扱いや搬送が容易になり、セラミックグリーンシートの変形も抑えることができる。   Further, if the second dummy region 4b is provided on the outer periphery of the mother substrate 1, it is easy to make a part of the upper mother substrate 1a not formed in the arrangement of the outermost wiring substrate regions 2. For example, as in the example shown in FIG. 1, even if a non-formed portion connected in the vertical direction is provided on the upper mother substrate 1a, the upper mother substrate 1a is connected on the outer periphery by the second dummy region 4b. When the ceramic green sheet to be the upper mother substrate 1a is produced, through holes may be formed in the ceramic green sheet to be the upper mother substrate 1a in the portion to be the mounting portion and the portion to be the non-formed portion. Further, in the example shown in FIG. 3, since the non-formed portion of the upper mother substrate 1a is made smaller, the through hole formed in the ceramic green sheet that becomes the upper mother substrate 1a can be made smaller, Conveyance is facilitated and deformation of the ceramic green sheet can be suppressed.

上部母基板1aを非形成とする部分の幅は、壁部5の幅と同じ程度である。例えば、配線基板領域2が、平面視で1辺の長さが約3〜10mm程度の四角形状であり、搭載部3の面積を約4〜80mm程度確保する場合であれば、壁部5の幅は約0.25〜0.5mm程度に
設定されるので、配線基板領域2の1つの辺において上部母基板1aを、上記の壁部5の幅と同じ程度の幅で非形成とすればよい。
The width of the portion where the upper mother substrate 1 a is not formed is about the same as the width of the wall portion 5. For example, if the wiring board region 2 is a quadrangular shape having a side length of about 3 to 10 mm in plan view and the area of the mounting portion 3 is about 4 to 80 mm 2 , the wall portion 5 is used. Is set to about 0.25 to 0.5 mm. Therefore, the upper mother board 1a may be not formed on one side of the wiring board region 2 with the same width as that of the wall 5 described above.

また、上部母基板1aを非形成として配線基板領域2からダミー領域4まで下部母基板1bの上面を露出させているので、下部母基板1bの上面、つまり電子部品が搭載される搭載部3の面積を十分に広く確保することも容易である。   Since the upper mother board 1a is not formed and the upper surface of the lower mother board 1b is exposed from the wiring board region 2 to the dummy region 4, the upper surface of the lower mother substrate 1b, that is, the mounting portion 3 on which electronic components are mounted. It is easy to secure a sufficiently large area.

なお、上記したような多数個取り配線基板10は、個片に分割したときに上部母基板1aの端部分が細く外側に突出するようなこともないため、個片の配線基板の取り扱い時の妨げになったりすることがない。   Since the multi-piece wiring board 10 as described above is not divided into individual pieces, the end portion of the upper mother board 1a is not thin and protrudes outward. There is no hindrance.

この実施の形態の例において、配線導体7は、各配線基板領域2の下部母基板1bにおいて、搭載部3から、上部母基板1aが非形成とされた辺側の上面または下部母基板1b
の下面にかけて形成され、外部端子8に電気的に接続されている。
In the example of this embodiment, the wiring conductor 7 is connected to the upper surface on the side where the upper mother board 1a is not formed or the lower mother board 1b from the mounting portion 3 in the lower mother board 1b of each wiring board region 2.
And is electrically connected to the external terminal 8.

また、配線基板においては、配線導体7は、搭載部3から下部基板11bの壁部5が非形成とされた辺側の上面または、下部基板11bの下面にかけて形成され、外部端子8に電気的に接続されている。配線導体7および外部端子8は、搭載部3に搭載される電子部品を外部電気回路に電気的に接続するための導電路となる。   In the wiring board, the wiring conductor 7 is formed from the mounting portion 3 to the upper surface on the side where the wall portion 5 of the lower substrate 11b is not formed or the lower surface of the lower substrate 11b, and is electrically connected to the external terminal 8. It is connected to the. The wiring conductor 7 and the external terminal 8 serve as a conductive path for electrically connecting an electronic component mounted on the mounting portion 3 to an external electric circuit.

配線導体7および外部端子8は、例えば銅や銀,パラジウム,金,白金,タングステン,モリブデン,マンガン等の金属材料からなる。配線導体7および外部端子8は、例えば銅からなる場合であれば、銅の粉末に有機溶剤およびバインダを添加して作製した金属ペースト(図示せず)を母基板1となるセラミックグリーンシートに所定パターンに塗布しておき、同時焼成することによって形成できる。   The wiring conductor 7 and the external terminal 8 are made of a metal material such as copper, silver, palladium, gold, platinum, tungsten, molybdenum, or manganese. If the wiring conductor 7 and the external terminal 8 are made of, for example, copper, a metal paste (not shown) prepared by adding an organic solvent and a binder to copper powder is applied to the ceramic green sheet serving as the mother substrate 1 in a predetermined manner. It can be formed by applying it to a pattern and baking it simultaneously.

なお、配線導体7および外部端子8の露出する表面には、ニッケル,金等の耐蝕性に優れる金属めっきが電解めっき法または無電解めっき法によって被着され、厚さ1〜10μm程度のニッケルめっき層と厚さ0.1〜3μm程度の金めっき層とが接続電極または外部端
子電極となる。これによって、配線導体7および外部端子8が腐食することを効果的に抑制できるとともに、配線導体7と電子部品との接合、配線導体7とボンディングワイヤとの接合、および外部端子8と外部回路基板16の配線との接合を強固にできる。
The exposed surfaces of the wiring conductor 7 and the external terminal 8 are coated with a metal plating having excellent corrosion resistance, such as nickel or gold, by an electrolytic plating method or an electroless plating method, and a nickel plating having a thickness of about 1 to 10 μm. The layer and the gold plating layer having a thickness of about 0.1 to 3 μm become a connection electrode or an external terminal electrode. Accordingly, corrosion of the wiring conductor 7 and the external terminal 8 can be effectively suppressed, the bonding between the wiring conductor 7 and the electronic component, the bonding between the wiring conductor 7 and the bonding wire, and the external terminal 8 and the external circuit board. The connection with 16 wires can be strengthened.

ここで、本発明の多数個取り配線基板10の効果を、ホウケイ酸ガラス−酸化アルミニウム系のガラスセラミック焼結体からなる厚みが約0.3mmの下部母基板1bに厚みが約0.2mmの上部母基板1aを積層して形成した母基板1に、1辺の長さが約5mmの正方形状の配線基板領域2を配列した場合を例に挙げて具体的に説明する。   Here, the effect of the multi-piece wiring board 10 of the present invention is that the lower base board 1b made of a borosilicate glass-aluminum oxide glass ceramic sintered body has a thickness of about 0.3 mm and the upper base board has a thickness of about 0.2 mm. A specific description will be given, taking as an example the case where square-shaped wiring board regions 2 each having a side length of about 5 mm are arranged on a mother board 1 formed by laminating the boards 1a.

すなわち、上記の例において、配線基板領域2の1つの辺において、上部母基板1aを非形成として露出させた下部母基板1bの上面に分割溝6bを約0.1mmの深さで形成し
、上部母基板1aの上面に約0.25mmの深さで分割溝6aを形成して、これを分割溝6a,6bに沿って分割して、バリやクラックの発生の有無を目視(倍率約20倍)により確認した。
That is, in the above example, on one side of the wiring board region 2, the dividing groove 6b is formed with a depth of about 0.1 mm on the upper surface of the lower mother board 1b exposed without forming the upper mother board 1a. A dividing groove 6a is formed on the upper surface of the mother substrate 1a at a depth of about 0.25 mm, and this is divided along the dividing grooves 6a and 6b to visually check for the occurrence of burrs and cracks (magnification about 20 times). Confirmed by

なお、母基板1は、1辺の長さが約70mmの正方形状であり、配線基板領域2を6×7個の並びに縦横に配列した。また、比較例として、特許文献1に示したような従来技術の多数個取り配線基板、すなわち、配線基板領域の搭載部を開放させる辺において壁部が隣り合う配線基板領域の間でつながっている形状の多数個取り配線基板を準備し、同様に分割溝に沿って分割してバリやクラックの発生の有無を確認した。本発明の具体例の多数個取り配線基板10、および比較例の多数個取り配線基板ともに、試験した個数は8個(個片の配線基板が336個)とした。   The mother board 1 has a square shape with a side length of about 70 mm, and 6 × 7 wiring board regions 2 are arranged vertically and horizontally. Further, as a comparative example, a multi-piece wiring board of the prior art as shown in Patent Document 1, that is, a wall portion is connected between adjacent wiring board regions on the side where the mounting portion of the wiring board region is opened. A multi-cavity wiring board having a shape was prepared and divided along the dividing grooves in the same manner to check for the occurrence of burrs and cracks. In both the multi-cavity wiring board 10 of the specific example of the present invention and the multi-cavity wiring board of the comparative example, the number tested was 8 (336 individual wiring boards).

その結果、本発明の多数個取り配線基板10では、バリやクラックの発生が見られなかったのに対し、比較例の多数個取り配線基板では3個の配線基板においてバリの発生が見られた。これにより、本発明の多数個取り配線基板10におけるバリやクラックの発生を抑制する効果を確認することができた。   As a result, in the multi-cavity wiring board 10 of the present invention, no burrs or cracks were observed, but in the multi-cavity wiring board of the comparative example, burrs were observed in three wiring boards. . As a result, it was possible to confirm the effect of suppressing the occurrence of burrs and cracks in the multi-piece wiring board 10 of the present invention.

本発明の配線基板は、例えば上記本発明の多数個取り配線基板10が分割溝6a,6bに沿って分割されてなり、上面の中央部に電子部品の搭載部3を有する四角平板状の下部基板11bと、セラミック焼結体からなり、下部基板11bの上面に積層された、下部基板11bの3つの辺において搭載部3の周辺に壁部5を形成する平面視でコの字状の上部基板11a
とが積層された絶縁基板11を備えている。壁部5が形成されていない1つの辺において下部基板11bが上部基板11aの両端を結ぶ線よりも外側に張り出した部分(張り出し部分)
の上面に外部端子が配置されている。
The wiring board of the present invention is, for example, a square flat plate-like lower part in which the multi-cavity wiring board 10 of the present invention is divided along the dividing grooves 6a and 6b, and the electronic component mounting part 3 is provided at the center of the upper surface. A U-shaped upper portion made of a ceramic sintered body and laminated on the upper surface of the lower substrate 11b, forming a wall portion 5 around the mounting portion 3 on three sides of the lower substrate 11b in plan view Board 11a
And an insulating substrate 11 laminated with each other. A portion where the lower substrate 11b protrudes outside a line connecting both ends of the upper substrate 11a on one side where the wall portion 5 is not formed (an extended portion)
External terminals are arranged on the top surface of the substrate.

このような配線基板によれば、例えば本発明の多数個取り配線基板10が個片に分割されてなり、下部基板11bが上部基板11aの両端を結ぶ線よりも外側に張り出していることから、配線基板の張り出した部分の上面と外部回路基板16とを接合して電気的に接続するので、配線基板に素子を実装して外部回路基板16に接合した電子部品モジュールを低背化できる。また、電子部品の搭載部3の面積の確保等が容易で、例えば樹脂封止の下部基板11bに対する接合面積を確保した配線基板を提供できる。   According to such a wiring board, for example, the multi-cavity wiring board 10 of the present invention is divided into individual pieces, and the lower substrate 11b projects outward from the line connecting both ends of the upper substrate 11a. Since the upper surface of the protruding portion of the wiring board and the external circuit board 16 are joined and electrically connected, the electronic component module mounted on the wiring board and joined to the external circuit board 16 can be reduced in height. In addition, it is easy to secure the area of the electronic component mounting portion 3 and the like, for example, it is possible to provide a wiring board that secures a bonding area to the resin-sealed lower substrate 11b.

この下部基板11bの外側への張り出しの長さは、上部基板11aの幅と同程度であり、例えば、約0.25〜0.5mm程度である。   The length of the protrusion to the outside of the lower substrate 11b is about the same as the width of the upper substrate 11a, and is about 0.25 to 0.5 mm, for example.

配線基板は、図4に示す例のように搭載部3に電極が形成されているときには、素子をフリップチップ実装できる。また、図5に示す例のように搭載部3に貫通孔9が形成されているときには、平面視で貫通孔9に受光部が位置するように撮像素子を実装することができる。あるいは、貫通孔9に金属等の放熱部材を配置して、この放熱部材に素子を接合して実装することもできる。   When the electrodes are formed on the mounting portion 3 as in the example shown in FIG. 4, the wiring board can be flip-chip mounted. Further, when the through hole 9 is formed in the mounting portion 3 as in the example shown in FIG. 5, the imaging element can be mounted so that the light receiving portion is positioned in the through hole 9 in plan view. Alternatively, a heat radiating member such as a metal may be disposed in the through hole 9 and an element may be joined to the heat radiating member for mounting.

本発明の配線基板は、図4および図5に示す例のような形状に限らず、他の形状であってもよい。例えば、図6に示した例では、上部母基板1aの内周に段状の部分が設けられ、この段状の部分の上面に配線導体7が形成されている。配線導体7は、例えばこの段状の部分の上面から下部基板11bの下面にかけて形成されており、搭載部3に搭載される電子部品を外部電気回路に電気的に接続するための導電路となる。   The wiring board of the present invention is not limited to the shape shown in FIGS. 4 and 5 and may have other shapes. For example, in the example shown in FIG. 6, a stepped portion is provided on the inner periphery of the upper mother board 1a, and the wiring conductor 7 is formed on the upper surface of the stepped portion. The wiring conductor 7 is formed, for example, from the upper surface of the stepped portion to the lower surface of the lower substrate 11b, and serves as a conductive path for electrically connecting an electronic component mounted on the mounting portion 3 to an external electric circuit. .

なお、図6に示す例のような配線基板は、対応する多数個取り配線基板10において、配線基板領域2のそれぞれについて、その上に積層される上部母基板1aの形状を図6に示す例のような段状としておき、これを個片に分割すれば製作できる。上部母基板1aの形状を上記のようにするには、上部母基板1aを2層等の複数の枠状のセラミックグリーンシートで形成するようにして、上側のセラミックグリーンシートの枠部分の内周の寸法を、下側のセラミックグリーンシートの枠部分の内周の寸法よりも小さくして、この寸法差に応じて段状の部分が生じるように積層すればよい。   The wiring board as in the example shown in FIG. 6 is an example in which the shape of the upper mother board 1a stacked on each wiring board region 2 in the corresponding multi-cavity wiring board 10 is shown in FIG. It can be manufactured by setting it as a step like this and dividing it into pieces. In order to make the shape of the upper mother board 1a as described above, the upper mother board 1a is formed of a plurality of frame-shaped ceramic green sheets such as two layers, and the inner circumference of the frame portion of the upper ceramic green sheet is formed. Is made smaller than the inner circumference of the frame portion of the lower ceramic green sheet, and the layers are laminated so that a stepped portion is generated in accordance with this dimensional difference.

このような多数個取り配線基板10を分割して得られる配線基板は、例えば図7(a)に示す例のような撮像装置等に使用される。図7(a)に示す例は、図5に示す例の配線基板の搭載部3に素子として撮像素子12を搭載した撮像装置を、外部回路基板16に実装した撮像装置モジュールを示している。   Such a wiring board obtained by dividing the multi-cavity wiring board 10 is used in an imaging device or the like as in the example shown in FIG. The example shown in FIG. 7A shows an imaging device module in which an imaging device having an imaging element 12 mounted as an element on the wiring board mounting portion 3 of the example shown in FIG.

配線基板を撮像装置に用いる場合には、図7(a)に示す例のように、貫通孔9が形成された配線基板に、平面視で撮像素子12の受光部12aが貫通孔9内に位置するように撮像素子12を搭載する。撮像素子12の電極と配線導体7とは、はんだによる接合やAuバンプによる超音波接合、あるいは異方性導電性樹脂による接着によってフリップチップ接合させるとともに、貫通孔9を透明板材13によって封止して撮像装置を形成すればよい。なお、はんだやAuバンプによるフリップチップ接合を行う場合には、撮像素子12の電極と配線導体7との接合を補強するとともに、貫通孔9内を封止して受光部12aを保護するためにアンダーフィル材17を充填することが好ましい。そして、下部基板11bの貫通孔9の上方にレンズ14が配置されている。このような構成とすることによって、小型かつ薄型で高画質な画像信号を出力することが可能な撮像装置を作製できる。   When the wiring board is used for the imaging device, the light receiving portion 12a of the imaging element 12 is placed in the through hole 9 in a plan view on the wiring board in which the through hole 9 is formed as in the example shown in FIG. The image sensor 12 is mounted so as to be positioned. The electrode of the image pickup element 12 and the wiring conductor 7 are flip-chip bonded by bonding with solder, ultrasonic bonding with Au bumps, or bonding with an anisotropic conductive resin, and the through hole 9 is sealed with a transparent plate 13. Thus, an imaging device may be formed. When performing flip chip bonding using solder or Au bumps, in order to reinforce the bonding between the electrode of the image sensor 12 and the wiring conductor 7 and to seal the inside of the through hole 9 to protect the light receiving portion 12a. It is preferable to fill the underfill material 17. A lens 14 is disposed above the through hole 9 of the lower substrate 11b. With such a configuration, an imaging device capable of outputting a small, thin, high-quality image signal can be manufactured.

透明板材13は、水晶やガラスあるいはエポキシ樹脂等の樹脂等から成り、熱硬化型や紫外線硬化型等のエポキシ樹脂やガラス等の接着剤により下部基板11bに接合される。例え
ば下部基板11bの上面の貫通孔9の周囲あるいは透明板材13の外縁部に、紫外線硬化型のエポキシ樹脂をディスペンス法によって塗布し、下部基板11bの上に透明板材13を載置して紫外線を照射することで接着剤が硬化して封止される。
The transparent plate 13 is made of a resin such as crystal, glass, or epoxy resin, and is bonded to the lower substrate 11b with an adhesive such as thermosetting type or ultraviolet curing type epoxy resin or glass. For example, an ultraviolet curable epoxy resin is applied to the periphery of the through-hole 9 on the upper surface of the lower substrate 11b or the outer edge portion of the transparent plate material 13 by a dispensing method, and the transparent plate material 13 is placed on the lower substrate 11b to emit ultraviolet rays. Irradiation cures and seals the adhesive.

レンズ14は、ガラスあるいはエポキシ樹脂等からなり、レンズ固定部材15の開口部に取り付けられ、レンズ14を透過した光を受光部12aに入射させることができる。   The lens 14 is made of glass, epoxy resin, or the like, is attached to the opening of the lens fixing member 15, and allows the light transmitted through the lens 14 to enter the light receiving unit 12a.

レンズ固定部材15は樹脂や金属等から成り、エポキシ樹脂や半田等の接着剤により下部基板11bの上面に固定される。あるいはレンズ固定部材15に予め設けられた鉤部等によって下部基板11bに固定される。   The lens fixing member 15 is made of resin, metal, or the like, and is fixed to the upper surface of the lower substrate 11b by an adhesive such as epoxy resin or solder. Alternatively, the lens fixing member 15 is fixed to the lower substrate 11b by a flange provided in advance.

このような撮像装置は、外部端子8が配線基板の張り出し部分の上面に設けられている。したがって、図7(a)に示す例のように、撮像装置は、外部回路基板16に実装する際に、配線基板の張り出した部分の上面が外部回路基板16の外縁に接合される。よって本発明の撮像装置を用いた撮像モジュールは、従来の撮像装置を撮像装置の主面が外部回路基板16の主面に接合された従来の撮像装置モジュールに比べて、低背化できる。また、撮像素子12の周囲を外部回路基板16および壁部5で取り囲んで、撮像素子12に横方向からものが当たって衝撃が加わることを抑制できる。また、撮像素子12を実装した後、例えばエポキシ樹脂等を用いて撮像素子12を保護する場合に比べて、壁部の高さ方向の精度に優れたものになる。また、樹脂が硬化する際の応力によって撮像素子12を変形させることを低減できる。   In such an imaging apparatus, the external terminal 8 is provided on the upper surface of the protruding portion of the wiring board. Therefore, as in the example shown in FIG. 7A, when the imaging device is mounted on the external circuit board 16, the upper surface of the protruding portion of the wiring board is bonded to the outer edge of the external circuit board 16. Therefore, the imaging module using the imaging device of the present invention can be reduced in height as compared with the conventional imaging device module in which the main surface of the imaging device is joined to the main surface of the external circuit board 16. In addition, the periphery of the image sensor 12 can be surrounded by the external circuit board 16 and the wall portion 5, and it is possible to suppress an impact from being applied to the image sensor 12 from the lateral direction. In addition, after mounting the image pickup device 12, compared to the case where the image pickup device 12 is protected by using, for example, an epoxy resin, the wall portion has a higher accuracy in the height direction. Further, it is possible to reduce the deformation of the image pickup element 12 due to the stress when the resin is cured.

なお、撮像装置は、図7(b)に示す例のように、撮像素子12と配線導体7とがワイヤボンディングによって電気的に接続されていてもよい。このような場合も、上記した図7(a)に示す例のような撮像装置の場合と同様の効果を得ることができる。   In the imaging apparatus, the imaging element 12 and the wiring conductor 7 may be electrically connected by wire bonding as in the example illustrated in FIG. 7B. In such a case as well, the same effect as in the case of the imaging apparatus as in the example shown in FIG. 7A can be obtained.

また、多数個取り配線基板10を分割して得られる配線基板は、例えば図8に示す例のように、携帯電話用テレビチューナーモジュール等の用途に使用してもよい。図8(a)は、図4に示す例の配線基板の搭載部3に電子部品であるチューナーIC18aを搭載し、これを樹脂等の封止材(図示せず)で被覆して封止した状態を示す上面図であり、図8(b)は、図8(a)のA−A線における断面図である。なお、図8に示す例において、下部母基板1bの下面にも電子部品の搭載部3bを設け、この搭載部3bに他の電子部品としてOFDM(orthogonal freqeuncy division multiplex:直交周波数分割多重方式)チ
ップ18bを搭載している。
Further, the wiring board obtained by dividing the multi-cavity wiring board 10 may be used for applications such as a mobile phone TV tuner module as in the example shown in FIG. 8A, a tuner IC 18a which is an electronic component is mounted on the mounting portion 3 of the wiring board of the example shown in FIG. 4, and this is covered and sealed with a sealing material (not shown) such as resin. It is a top view which shows a state, FIG.8 (b) is sectional drawing in the AA of Fig.8 (a). In the example shown in FIG. 8, an electronic component mounting portion 3b is also provided on the lower surface of the lower mother substrate 1b, and an OFDM (orthogonal frequency division multiplex) chip is provided on the mounting portion 3b as another electronic component. 18b is installed.

この図8に示す例において、チューナーIC18aの電極(図示せず)がはんだ(図示せず)を介して配線導体7と電気的に接続されており、OFDM18bの電極(図示せず)がボンディングワイヤ(符号なし)を介して配線導体7と電気的に接続されている。   In the example shown in FIG. 8, the electrode (not shown) of the tuner IC 18a is electrically connected to the wiring conductor 7 via solder (not shown), and the electrode (not shown) of the OFDM 18b is bonded to the bonding wire. It is electrically connected to the wiring conductor 7 via (no symbol).

なお、本発明は上記の実施の形態の例に限定されるものではなく、本発明の要旨を逸脱しない範囲であれば種々の変更は可能である。例えば、下部基板11bの上面に、コンデンサ等の小型の電子部品を搭載していてもよい。このような場合には、電子部品は、平面視で上部基板11aと重なる領域に、上部基板11aおよび下部基板11bの少なくとも一方に凹部を形成し、この凹部内に搭載されていてもよい。   In addition, this invention is not limited to the example of said embodiment, A various change is possible if it is the range which does not deviate from the summary of this invention. For example, a small electronic component such as a capacitor may be mounted on the upper surface of the lower substrate 11b. In such a case, the electronic component may be mounted in the recess by forming a recess in at least one of the upper substrate 11a and the lower substrate 11b in a region overlapping the upper substrate 11a in plan view.

また、配線基板は、撮像モジュールに用いられるときには、レンズ固定部材15と接合される部分に凹部が形成されていてもよく、このような構成とすることによって撮像モジュールを低背化できる。   Further, when the wiring board is used in an imaging module, a concave portion may be formed in a portion joined to the lens fixing member 15, and the imaging module can be reduced in height by such a configuration.

また、レンズ固定部材15が、レンズ14をその光軸に沿った方向に動かすための駆動装置
および電子部品の少なくとも一方を備えていてもよい。このような場合には、配線基板とレンズ固定部材15とを電気的に接続しておけばよい。
Further, the lens fixing member 15 may include at least one of a driving device and an electronic component for moving the lens 14 in a direction along the optical axis. In such a case, the wiring board and the lens fixing member 15 may be electrically connected.

また、レンズ固定部材15は、張り出し部分に接合されていても構わない。このような場合には、より広い面積でレンズ固定部材15と母基板1とが接合されて、接合強度を高くできる。なお、このような場合には、レンズ固定部材15の高さ方向の位置合わせは、張り出し部分を用いずに行われることが好ましい。すなわち、レンズ固定部材15の壁部5は、張り出し部分に当接しないように、張り出し部分に対応する領域に凹みが設けられていることが好ましい。   Further, the lens fixing member 15 may be bonded to the protruding portion. In such a case, the lens fixing member 15 and the mother board 1 are bonded to each other over a wider area, so that the bonding strength can be increased. In such a case, the alignment of the lens fixing member 15 in the height direction is preferably performed without using the protruding portion. That is, it is preferable that the wall portion 5 of the lens fixing member 15 is provided with a recess in a region corresponding to the protruding portion so as not to contact the protruding portion.

また、図7(a)および図7(b)に示す例のような撮像装置は、壁部5が開放されて張り出した部分に小型の電子部品を搭載してもよい。このような場合には、外部回路基板16に電子部品を搭載する場合と比べて撮像素子12と小型の電子部品との間の配線導体7の配線の長さを短くできる。   In addition, in the imaging device as in the example illustrated in FIGS. 7A and 7B, a small electronic component may be mounted on a portion where the wall portion 5 is opened and protruded. In such a case, the wiring length of the wiring conductor 7 between the imaging device 12 and the small electronic component can be shortened as compared with the case where the electronic component is mounted on the external circuit board 16.

また、多数個取り配線基板10の個々の配線基板領域2の搭載部3に、電子部品素子を搭載した後、個片の配線基板(配線基板に電子部品が搭載されてなる個々の電子装置)に分割するようにしてもよい。   In addition, after electronic component elements are mounted on the mounting portions 3 of the individual wiring board regions 2 of the multi-piece wiring board 10, individual wiring boards (individual electronic devices in which electronic components are mounted on the wiring board) are provided. You may make it divide | segment into.

1・・・母基板
1a・・上部母基板
1b・・下部母基板
2・・・配線基板領域
3・・・搭載部
3b・・下面の搭載部
4・・・ダミー領域
4b・・・第2のダミー領域
5・・・壁部
6a・・上部母基板1aの分割溝
6b・・下部母基板1bの分割溝
7・・・配線導体
10・・・多数個取り配線基板
11・・・絶縁基板
11a・・上部基板
11b・・下部基板
12・・・撮像素子
12a・・受光部
13・・・透明板材
14・・・レンズ
15・・・レンズ固定部材
16・・・外部回路基板
17・・・アンダーフィル材
18a・・チューナーIC
18a・・OFDMチップ
DESCRIPTION OF SYMBOLS 1 ... Mother board 1a ... Upper mother board 1b ... Lower mother board 2 ... Wiring board area | region 3 ... Mounting part 3b ... Lower surface mounting part 4 ... Dummy area 4b ... 2nd The dummy region 5 of the wall portion 6a, the dividing groove 6b of the upper mother substrate 1a, the dividing groove 7 of the lower mother substrate 1b, and the wiring conductor.
10 ... Multi-piece wiring board
11 ... Insulated substrate
11a ・ ・ Upper board
11b ・ ・ Lower board
12 ... Image sensor
12a ・ ・ Light detector
13 ... Transparent plate
14 ... Lens
15 ... Lens fixing member
16 ... External circuit board
17 ... Underfill material
18a tuner IC
18a ・ ・ OFDM chip

Claims (2)

セラミック焼結体からなり、上面の中央部に電子部品の搭載部を有する四角形状の複数の配線基板領域が縦横の並びに配列された平板状の下部母基板と、セラミック焼結体からなり、前記下部母基板の上面に積層された、それぞれの前記配線基板領域において前記搭載部の周辺に壁部を形成するための上部母基板とからなる母基板で構成された多数個取り配線基板であって、
前記配線基板領域の1つの辺側で、隣り合って配列された前記配線基板領域との間にダミー領域が配置されており、前記配線基板領域の前記1つの辺において、前記上部母基板が非形成とされて、前記下部母基板の上面が前記配線基板領域から前記ダミー領域まで露出しており、前記母基板の上面の前記配線基板領域の境界に沿って分割溝が形成されていることを特徴とする多数個取り配線基板。
A ceramic sintered body, and a plurality of square-shaped wiring board regions having an electronic component mounting portion in the center of the upper surface, and a plate-like lower mother board arranged vertically and horizontally, and a ceramic sintered body, A multi-piece wiring board composed of a mother board composed of an upper mother board for forming a wall portion around the mounting portion in each wiring board region, which is laminated on the upper surface of a lower mother board. ,
On one side of the wiring board area, a dummy area is disposed between the wiring board areas arranged adjacent to each other, and the upper mother board is not on the one side of the wiring board area. The upper surface of the lower mother board is exposed from the wiring board area to the dummy area, and a dividing groove is formed along the boundary of the wiring board area on the upper face of the mother board. Features a multi-piece wiring board.
セラミック焼結体からなり、上面の中央部に電子部品の搭載部を有する四角平板状の下部基板と、セラミック焼結体からなり、前記下部基板の上面に積層された、該下部基板の3つの辺において前記搭載部の周辺に壁部を形成する平面視でコの字状の上部基板とを備え、前記壁部が形成されていない他の1つの辺において前記下部基板が前記上部基板の両端を結ぶ線よりも外側に張り出した部分を有し、前記張り出した部分の上面に外部端子が配置されていることを特徴とする配線基板。   A three-dimensional lower substrate made of a ceramic sintered body and having a square plate-like lower substrate having an electronic component mounting portion at the center of the upper surface, and a ceramic sintered body laminated on the upper surface of the lower substrate. And a U-shaped upper substrate in plan view that forms a wall portion around the mounting portion at the side, and the lower substrate is positioned at both ends of the upper substrate at the other side where the wall portion is not formed. A wiring board having a portion projecting outward from a line connecting the two and having an external terminal disposed on an upper surface of the projecting portion.
JP2011054363A 2011-03-11 2011-03-11 Multiple wiring board and wiring board Pending JP2012191054A (en)

Priority Applications (1)

Application Number Priority Date Filing Date Title
JP2011054363A JP2012191054A (en) 2011-03-11 2011-03-11 Multiple wiring board and wiring board

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
JP2011054363A JP2012191054A (en) 2011-03-11 2011-03-11 Multiple wiring board and wiring board

Publications (1)

Publication Number Publication Date
JP2012191054A true JP2012191054A (en) 2012-10-04

Family

ID=47083887

Family Applications (1)

Application Number Title Priority Date Filing Date
JP2011054363A Pending JP2012191054A (en) 2011-03-11 2011-03-11 Multiple wiring board and wiring board

Country Status (1)

Country Link
JP (1) JP2012191054A (en)

Citations (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JP2009283645A (en) * 2008-05-22 2009-12-03 Ngk Spark Plug Co Ltd Wiring board and multiple patterning wiring board

Patent Citations (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JP2009283645A (en) * 2008-05-22 2009-12-03 Ngk Spark Plug Co Ltd Wiring board and multiple patterning wiring board

Similar Documents

Publication Publication Date Title
JP6671441B2 (en) Electronic component storage package, multi-cavity wiring board, electronic device and electronic module
JP6408540B2 (en) Wireless module and wireless module manufacturing method
CN108461450B (en) Electronic component housing package, electronic device, and electronic module
JP5355246B2 (en) Multi-cavity wiring board, wiring board and electronic device
JP5731404B2 (en) Multi-cavity wiring board, wiring board and electronic device
JP2018201248A (en) Wireless module
JP5052470B2 (en) Multi-cavity wiring board, wiring board and electronic device
JP6780996B2 (en) Wiring boards, electronics and electronic modules
CN102420202B (en) Semiconductor device and manufacture method thereof
JP6652367B2 (en) Electronic component storage package, electronic device and electronic module
CN110832773B (en) Package for housing electronic component, electronic device, and electronic module
CN114762098A (en) Electronic component housing package, electronic device, and electronic module
JP2004343072A (en) Multipiece wiring board
JP4493481B2 (en) Multiple wiring board
JP2017034224A (en) Electronic module
JP2012191054A (en) Multiple wiring board and wiring board
JP2005072421A (en) Package for housing electronic component and electronic device
JP6495701B2 (en) Electronic component storage package and manufacturing method thereof
JP5383545B2 (en) Multi-cavity wiring board and wiring board
JP2011134826A (en) Multiple patterning wiring board and wiring board
JP5574848B2 (en) Multiple wiring board
JP4733061B2 (en) Plural wiring base, wiring base and electronic device, and division method of multiple wiring base
JP2010238994A (en) Semiconductor module and method of manufacturing the same
JP3840116B2 (en) Multi-wiring board
JP2010135714A (en) Multiple patterning wiring substrate and method of manufacturing the same, and wiring substrate and method of manufacturing the same

Legal Events

Date Code Title Description
A621 Written request for application examination

Free format text: JAPANESE INTERMEDIATE CODE: A621

Effective date: 20140210

A977 Report on retrieval

Free format text: JAPANESE INTERMEDIATE CODE: A971007

Effective date: 20141010

A131 Notification of reasons for refusal

Free format text: JAPANESE INTERMEDIATE CODE: A131

Effective date: 20141021

A521 Written amendment

Free format text: JAPANESE INTERMEDIATE CODE: A523

Effective date: 20141208

A02 Decision of refusal

Free format text: JAPANESE INTERMEDIATE CODE: A02

Effective date: 20150414