|
JP3102281B2
(ja)
*
|
1994-09-28 |
2000-10-23 |
川崎製鉄株式会社 |
半導体集積回路チップのレイアウト設計方法及び半導体集積回路チップ
|
|
US5849637A
(en)
*
|
1996-06-10 |
1998-12-15 |
Wang; Chin-Kun |
Integration of spin-on gap filling dielectric with W-plug without outgassing
|
|
US6734472B2
(en)
*
|
2002-04-25 |
2004-05-11 |
Synplicity, Inc. |
Power and ground shield mesh to remove both capacitive and inductive signal coupling effects of routing in integrated circuit device
|
|
US7943436B2
(en)
*
|
2002-07-29 |
2011-05-17 |
Synopsys, Inc. |
Integrated circuit devices and methods and apparatuses for designing integrated circuit devices
|
|
JP2005064226A
(ja)
|
2003-08-12 |
2005-03-10 |
Renesas Technology Corp |
配線構造
|
|
US6864171B1
(en)
*
|
2003-10-09 |
2005-03-08 |
Infineon Technologies Ag |
Via density rules
|
|
JP4047324B2
(ja)
|
2003-12-03 |
2008-02-13 |
松下電器産業株式会社 |
半導体装置及びその製造方法
|
|
JP2005268748A
(ja)
*
|
2004-02-18 |
2005-09-29 |
Nec Electronics Corp |
半導体装置及びその製造方法
|
|
US7157365B2
(en)
|
2004-05-10 |
2007-01-02 |
Agere Systems Inc. |
Semiconductor device having a dummy conductive via and a method of manufacture therefor
|
|
US7272814B2
(en)
*
|
2004-09-20 |
2007-09-18 |
Lsi Corporation |
Reconfiguring a RAM to a ROM using layers of metallization
|
|
JP2007012773A
(ja)
*
|
2005-06-29 |
2007-01-18 |
Nec Electronics Corp |
多層配線を有する半導体装置
|
|
JP4671814B2
(ja)
*
|
2005-09-02 |
2011-04-20 |
パナソニック株式会社 |
半導体装置
|
|
US7301236B2
(en)
|
2005-10-18 |
2007-11-27 |
International Business Machines Corporation |
Increasing electromigration lifetime and current density in IC using vertically upwardly extending dummy via
|
|
JP2007129030A
(ja)
*
|
2005-11-02 |
2007-05-24 |
Seiko Epson Corp |
半導体装置及びその製造方法
|
|
DE102005057076A1
(de)
*
|
2005-11-30 |
2007-05-31 |
Advanced Micro Devices, Inc., Sunnyvale |
Technik zum Verbessern der Haftung von Metallisierungsschichten durch Vorsehen von Platzhalterkontaktdurchführungen
|
|
JP2007305713A
(ja)
*
|
2006-05-10 |
2007-11-22 |
Matsushita Electric Ind Co Ltd |
半導体装置及び配線補助パターン生成方法
|
|
JP5050413B2
(ja)
|
2006-06-09 |
2012-10-17 |
富士通株式会社 |
設計支援プログラム、該プログラムを記録した記録媒体、設計支援方法、および設計支援装置
|
|
US7566652B2
(en)
|
2006-07-24 |
2009-07-28 |
Texas Instruments Incorporated |
Electrically inactive via for electromigration reliability improvement
|
|
JP4303280B2
(ja)
*
|
2006-12-06 |
2009-07-29 |
Ｎｅｃエレクトロニクス株式会社 |
半導体集積回路のレイアウト方法、レイアウトプログラム
|
|
JP2010003712A
(ja)
*
|
2007-08-09 |
2010-01-07 |
Renesas Technology Corp |
半導体装置、半導体装置の配置配線方法、及びデータ処理システム
|
|
JP2009060034A
(ja)
|
2007-09-03 |
2009-03-19 |
Rohm Co Ltd |
半導体装置
|
|
US20090085120A1
(en)
*
|
2007-09-28 |
2009-04-02 |
Texas Instruments Incorporated |
Method for Reduction of Resist Poisoning in Via-First Trench-Last Dual Damascene Process
|
|
JP4642908B2
(ja)
*
|
2008-03-11 |
2011-03-02 |
パナソニック株式会社 |
半導体集積回路装置
|
|
US8307321B2
(en)
*
|
2009-03-20 |
2012-11-06 |
Taiwan Semiconductor Manufacturing Company, Ltd. |
Method for dummy metal and dummy via insertion
|
|
KR20120138875A
(ko)
*
|
2011-06-16 |
2012-12-27 |
삼성전자주식회사 |
배선 구조물 및 이의 제조 방법
|