JP2012123876A5 - - Google Patents
Download PDFInfo
- Publication number
- JP2012123876A5 JP2012123876A5 JP2010274447A JP2010274447A JP2012123876A5 JP 2012123876 A5 JP2012123876 A5 JP 2012123876A5 JP 2010274447 A JP2010274447 A JP 2010274447A JP 2010274447 A JP2010274447 A JP 2010274447A JP 2012123876 A5 JP2012123876 A5 JP 2012123876A5
- Authority
- JP
- Japan
- Prior art keywords
- redundant
- power supply
- word line
- array blocks
- wlrd
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Granted
Links
- 102100039298 Phosphatidylserine synthase 1 Human genes 0.000 description 1
- 101710138331 Somatostatin-1 Proteins 0.000 description 1
- 238000010586 diagram Methods 0.000 description 1
- 239000004065 semiconductor Substances 0.000 description 1
Priority Applications (2)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| JP2010274447A JP5494455B2 (ja) | 2010-12-09 | 2010-12-09 | 半導体記憶装置 |
| US13/279,425 US8675430B2 (en) | 2010-12-09 | 2011-10-24 | Semiconductor storage device |
Applications Claiming Priority (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| JP2010274447A JP5494455B2 (ja) | 2010-12-09 | 2010-12-09 | 半導体記憶装置 |
Publications (3)
| Publication Number | Publication Date |
|---|---|
| JP2012123876A JP2012123876A (ja) | 2012-06-28 |
| JP2012123876A5 true JP2012123876A5 (https=) | 2013-10-17 |
| JP5494455B2 JP5494455B2 (ja) | 2014-05-14 |
Family
ID=46199264
Family Applications (1)
| Application Number | Title | Priority Date | Filing Date |
|---|---|---|---|
| JP2010274447A Expired - Fee Related JP5494455B2 (ja) | 2010-12-09 | 2010-12-09 | 半導体記憶装置 |
Country Status (2)
| Country | Link |
|---|---|
| US (1) | US8675430B2 (https=) |
| JP (1) | JP5494455B2 (https=) |
Families Citing this family (2)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| JP2020166346A (ja) * | 2019-03-28 | 2020-10-08 | ラピスセミコンダクタ株式会社 | 半導体記憶装置 |
| KR20230091244A (ko) | 2021-12-15 | 2023-06-23 | 삼성전자주식회사 | 반도체 장치 |
Family Cites Families (12)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| JPH0676595A (ja) * | 1992-08-26 | 1994-03-18 | Hitachi Ltd | 半導体メモリ |
| KR0172333B1 (ko) * | 1995-01-16 | 1999-03-30 | 김광호 | 반도체 메모리 장치의 전원 승압 회로 |
| JP2953345B2 (ja) * | 1995-06-08 | 1999-09-27 | 日本電気株式会社 | 半導体記憶装置 |
| JP3036411B2 (ja) * | 1995-10-18 | 2000-04-24 | 日本電気株式会社 | 半導体記憶集積回路装置 |
| JP2000067595A (ja) * | 1998-06-09 | 2000-03-03 | Mitsubishi Electric Corp | 半導体記憶装置 |
| JP4427847B2 (ja) | 1999-11-04 | 2010-03-10 | エルピーダメモリ株式会社 | ダイナミック型ramと半導体装置 |
| JP3863410B2 (ja) * | 2001-11-12 | 2006-12-27 | 富士通株式会社 | 半導体メモリ |
| JP3983048B2 (ja) * | 2001-12-18 | 2007-09-26 | シャープ株式会社 | 半導体記憶装置および情報機器 |
| JP2004342260A (ja) | 2003-05-16 | 2004-12-02 | Hitachi Ltd | 半導体記憶装置 |
| JP2006252708A (ja) * | 2005-03-11 | 2006-09-21 | Elpida Memory Inc | 半導体記憶装置における電圧発生方法及び半導体記憶装置 |
| JP5449670B2 (ja) * | 2007-12-25 | 2014-03-19 | ピーエスフォー ルクスコ エスエイアールエル | 半導体記憶装置、および冗長領域のリフレッシュ方法 |
| JP4949451B2 (ja) | 2009-10-29 | 2012-06-06 | エルピーダメモリ株式会社 | ダイナミック型ramと半導体装置 |
-
2010
- 2010-12-09 JP JP2010274447A patent/JP5494455B2/ja not_active Expired - Fee Related
-
2011
- 2011-10-24 US US13/279,425 patent/US8675430B2/en not_active Expired - Fee Related
Similar Documents
| Publication | Publication Date | Title |
|---|---|---|
| JP2012142562A5 (ja) | 半導体装置 | |
| WO2009089612A8 (en) | Nonvolatile semiconductor memory device | |
| JP2009026271A5 (https=) | ||
| JP2009301525A5 (https=) | ||
| JP2008226435A5 (https=) | ||
| TW200834304A (en) | Non-volatile semiconductor memory system and data write method thereof | |
| TW200638425A (en) | Nonvolatile memory devices that support virtual page storage using odd-state memory cells and methods of programming same | |
| JP2006202485A5 (https=) | ||
| JP2007179681A5 (https=) | ||
| BRPI0808640A8 (pt) | controle de força de transistor de linha de palavra para leitura e escrita em memória de acesso aleatório magnetoresistiva de transferência de torque por meio do spin (stt-mram) | |
| JP2012104110A5 (https=) | ||
| JP2011525680A5 (https=) | ||
| WO2008014183A3 (en) | Dynamic memory refresh configurations and leakage control methods | |
| GB201303376D0 (en) | Implementing large block random write hot spare SSD for SMR raid | |
| WO2009052371A3 (en) | Ground level precharge bit line scheme for read operation in spin transfer torque magnetoresistive random access memory | |
| CN102122531A (zh) | 一种提高大容量固态硬盘使用稳定性的方法 | |
| JP2011034636A5 (https=) | ||
| JP5337239B2 (ja) | 半導体装置 | |
| WO2012124976A3 (en) | Hybrid system architecture for random access memory | |
| KR20060110675A (ko) | 불량 셀 교정 회로를 포함하는 불휘발성 강유전체 메모리장치 | |
| ATE459985T1 (de) | Verfahren und struktur für einen peltier- gesteuerten phasenwechselspeicher | |
| WO2010148279A3 (en) | Holographic storage system using angle-multiplexing | |
| JP2013145554A5 (https=) | ||
| WO2011142560A3 (ko) | 멀티레벨 raid 아키텍처용 하이브리드 저장 시스템 | |
| JP2012123876A5 (https=) |