JP2012033032A5 - - Google Patents
Download PDFInfo
- Publication number
- JP2012033032A5 JP2012033032A5 JP2010172614A JP2010172614A JP2012033032A5 JP 2012033032 A5 JP2012033032 A5 JP 2012033032A5 JP 2010172614 A JP2010172614 A JP 2010172614A JP 2010172614 A JP2010172614 A JP 2010172614A JP 2012033032 A5 JP2012033032 A5 JP 2012033032A5
- Authority
- JP
- Japan
- Prior art keywords
- bit
- input
- register
- output
- stored
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Pending
Links
- 230000010365 information processing Effects 0.000 claims 10
- 238000003672 processing method Methods 0.000 claims 1
Priority Applications (3)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| JP2010172614A JP2012033032A (ja) | 2010-07-30 | 2010-07-30 | 情報処理装置および情報処理方法 |
| US13/189,809 US20120047355A1 (en) | 2010-07-30 | 2011-07-25 | Information Processing Apparatus Performing Various Bit Operation and Information Processing Method Thereof |
| CN2011102172973A CN102347773A (zh) | 2010-07-30 | 2011-08-01 | 信息处理装置及信息处理方法 |
Applications Claiming Priority (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| JP2010172614A JP2012033032A (ja) | 2010-07-30 | 2010-07-30 | 情報処理装置および情報処理方法 |
Publications (2)
| Publication Number | Publication Date |
|---|---|
| JP2012033032A JP2012033032A (ja) | 2012-02-16 |
| JP2012033032A5 true JP2012033032A5 (enExample) | 2013-09-12 |
Family
ID=45546096
Family Applications (1)
| Application Number | Title | Priority Date | Filing Date |
|---|---|---|---|
| JP2010172614A Pending JP2012033032A (ja) | 2010-07-30 | 2010-07-30 | 情報処理装置および情報処理方法 |
Country Status (3)
| Country | Link |
|---|---|
| US (1) | US20120047355A1 (enExample) |
| JP (1) | JP2012033032A (enExample) |
| CN (1) | CN102347773A (enExample) |
Families Citing this family (5)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| EP3001306A1 (en) * | 2014-09-25 | 2016-03-30 | Intel Corporation | Bit group interleave processors, methods, systems, and instructions |
| US10296489B2 (en) * | 2014-12-27 | 2019-05-21 | Intel Corporation | Method and apparatus for performing a vector bit shuffle |
| US10296334B2 (en) * | 2014-12-27 | 2019-05-21 | Intel Corporation | Method and apparatus for performing a vector bit gather |
| US11086625B2 (en) * | 2019-09-10 | 2021-08-10 | Apple Inc. | Compression assist instructions |
| CN113436364B (zh) * | 2021-06-22 | 2022-04-08 | 广汽埃安新能源汽车有限公司 | Tbox无效信号值判断方法、装置 |
Family Cites Families (10)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| US5233690A (en) * | 1989-07-28 | 1993-08-03 | Texas Instruments Incorporated | Video graphics display memory swizzle logic and expansion circuit and method |
| JP2760649B2 (ja) * | 1990-10-04 | 1998-06-04 | 株式会社東芝 | 情報処理装置 |
| US5210839A (en) * | 1990-12-21 | 1993-05-11 | Sun Microsystems, Inc. | Method and apparatus for providing a memory address from a computer instruction using a mask register |
| SG43256A1 (en) * | 1995-03-29 | 1997-10-17 | Toshiba Kk | Apparatus and method for reading and writing data |
| US6125406A (en) * | 1998-05-15 | 2000-09-26 | Xerox Corporation | Bi-directional packing data device enabling forward/reverse bit sequences with two output latches |
| US8463837B2 (en) * | 2001-10-29 | 2013-06-11 | Intel Corporation | Method and apparatus for efficient bi-linear interpolation and motion compensation |
| KR100486251B1 (ko) * | 2002-08-03 | 2005-05-03 | 삼성전자주식회사 | 가변 길이 코드 복호화 장치 및 방법 |
| JP2005352568A (ja) * | 2004-06-08 | 2005-12-22 | Hitachi-Lg Data Storage Inc | アナログ信号処理回路、並びに、そのデータレジスタ書換方法とそのデータ通信方法 |
| JP4893957B2 (ja) * | 2006-08-07 | 2012-03-07 | 富士ゼロックス株式会社 | 符号化装置、復号化装置、符号化方法及びプログラム |
| US8285766B2 (en) * | 2007-05-23 | 2012-10-09 | The Trustees Of Princeton University | Microprocessor shifter circuits utilizing butterfly and inverse butterfly routing circuits, and control circuits therefor |
-
2010
- 2010-07-30 JP JP2010172614A patent/JP2012033032A/ja active Pending
-
2011
- 2011-07-25 US US13/189,809 patent/US20120047355A1/en not_active Abandoned
- 2011-08-01 CN CN2011102172973A patent/CN102347773A/zh active Pending
Similar Documents
| Publication | Publication Date | Title |
|---|---|---|
| JP2012033032A5 (enExample) | ||
| JP2017529591A5 (enExample) | ||
| JP2008145791A5 (enExample) | ||
| JP2012527804A5 (enExample) | ||
| JP2012157644A5 (ja) | スイング解析装置、スイング解析システム、プログラム及びスイング解析方法 | |
| TW201205284A (en) | Method of accessing a memory and computing device | |
| JP2010103681A5 (enExample) | ||
| JP2014533028A5 (enExample) | ||
| JP2016510185A5 (enExample) | ||
| RU2015103856A (ru) | Устройство обработки данных и способ обработки данных | |
| JP2015049775A5 (enExample) | ||
| JP2009514036A5 (enExample) | ||
| JP2014511643A5 (enExample) | ||
| WO2011058011A3 (en) | Variable substitution data processing method | |
| CN110413257A (zh) | 随机数产生电路 | |
| JP2017532657A5 (enExample) | ||
| JP2010531018A5 (enExample) | ||
| RU2015146020A (ru) | Устройство обработки данных и способ обработки данных | |
| JP2014214566A5 (ja) | ショベルの処理装置及び作業内容判定方法 | |
| JP2019527978A5 (enExample) | ||
| JP2016503195A5 (enExample) | ||
| JP2006157252A5 (enExample) | ||
| CN105556583B (zh) | 信息处理装置、程序、及记录介质 | |
| JP2009081726A5 (enExample) | ||
| JP2017501445A5 (enExample) |