JP2011509445A5 - - Google Patents

Download PDF

Info

Publication number
JP2011509445A5
JP2011509445A5 JP2010536221A JP2010536221A JP2011509445A5 JP 2011509445 A5 JP2011509445 A5 JP 2011509445A5 JP 2010536221 A JP2010536221 A JP 2010536221A JP 2010536221 A JP2010536221 A JP 2010536221A JP 2011509445 A5 JP2011509445 A5 JP 2011509445A5
Authority
JP
Japan
Prior art keywords
processor
frame buffer
interconnect bus
graphics
graphics subsystem
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Granted
Application number
JP2010536221A
Other languages
English (en)
Japanese (ja)
Other versions
JP5529748B2 (ja
JP2011509445A (ja
Filing date
Publication date
Priority claimed from US11/987,559 external-priority patent/US20080143731A1/en
Application filed filed Critical
Publication of JP2011509445A publication Critical patent/JP2011509445A/ja
Publication of JP2011509445A5 publication Critical patent/JP2011509445A5/ja
Application granted granted Critical
Publication of JP5529748B2 publication Critical patent/JP5529748B2/ja
Active legal-status Critical Current
Anticipated expiration legal-status Critical

Links

JP2010536221A 2007-11-30 2008-12-01 高速周辺相互接続バスにおけるビデオレンダリング Active JP5529748B2 (ja)

Applications Claiming Priority (3)

Application Number Priority Date Filing Date Title
US11/987,559 US20080143731A1 (en) 2005-05-24 2007-11-30 Video rendering across a high speed peripheral interconnect bus
US11/987,559 2007-11-30
PCT/US2008/085160 WO2009073617A1 (en) 2007-11-30 2008-12-01 Video rendering across a high speed peripheral interconnect bus

Publications (3)

Publication Number Publication Date
JP2011509445A JP2011509445A (ja) 2011-03-24
JP2011509445A5 true JP2011509445A5 (https=) 2012-01-26
JP5529748B2 JP5529748B2 (ja) 2014-06-25

Family

ID=40383655

Family Applications (1)

Application Number Title Priority Date Filing Date
JP2010536221A Active JP5529748B2 (ja) 2007-11-30 2008-12-01 高速周辺相互接続バスにおけるビデオレンダリング

Country Status (6)

Country Link
US (1) US20080143731A1 (https=)
EP (1) EP2225752B1 (https=)
JP (1) JP5529748B2 (https=)
KR (1) KR101545682B1 (https=)
CN (2) CN101965610A (https=)
WO (1) WO2009073617A1 (https=)

Families Citing this family (28)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US20090027383A1 (en) 2003-11-19 2009-01-29 Lucid Information Technology, Ltd. Computing system parallelizing the operation of multiple graphics processing pipelines (GPPLs) and supporting depth-less based image recomposition
US20080074429A1 (en) 2003-11-19 2008-03-27 Reuven Bakalash Multi-mode parallel graphics rendering system (MMPGRS) supporting real-time transition between multiple states of parallel rendering operation in response to the automatic detection of predetermined operating conditions
US8085273B2 (en) * 2003-11-19 2011-12-27 Lucid Information Technology, Ltd Multi-mode parallel graphics rendering system employing real-time automatic scene profiling and mode control
US8497865B2 (en) * 2006-12-31 2013-07-30 Lucid Information Technology, Ltd. Parallel graphics system employing multiple graphics processing pipelines with multiple graphics processing units (GPUS) and supporting an object division mode of parallel graphics processing using programmable pixel or vertex processing resources provided with the GPUS
US7961194B2 (en) 2003-11-19 2011-06-14 Lucid Information Technology, Ltd. Method of controlling in real time the switching of modes of parallel operation of a multi-mode parallel graphics processing subsystem embodied within a host computing system
US7808499B2 (en) * 2003-11-19 2010-10-05 Lucid Information Technology, Ltd. PC-based computing system employing parallelized graphics processing units (GPUS) interfaced with the central processing unit (CPU) using a PC bus and a hardware graphics hub having a router
EP1846834A2 (en) * 2005-01-25 2007-10-24 Lucid Information Technology, Ltd. Graphics processing and display system employing multiple graphics cores on a silicon chip of monolithic construction
US7861013B2 (en) * 2007-12-13 2010-12-28 Ati Technologies Ulc Display system with frame reuse using divided multi-connector element differential bus connector
US8890876B1 (en) * 2007-12-21 2014-11-18 Oracle America, Inc. Microprocessor including a display interface in the microprocessor
US9336752B1 (en) * 2007-12-21 2016-05-10 Oracle America, Inc. Microprocessor including a display interface in the microprocessor
CN101639930B (zh) * 2008-08-01 2012-07-04 辉达公司 一连串绘图处理器处理绘图数据的方法及系统
US9324294B2 (en) * 2009-04-07 2016-04-26 Nvidia Corporation Graphics system for supporting multiple digital display interface standards
US8316255B2 (en) * 2009-09-09 2012-11-20 Ati Technologies Ulc Method and apparatus for responding to signals from a disabling device while in a disabled state
US8482574B2 (en) * 2009-10-06 2013-07-09 Nvidia Corporation System, method, and computer program product for calculating statistics associated with a surface to be rendered utilizing a graphics processor
WO2011049881A2 (en) * 2009-10-19 2011-04-28 Barnes & Noble, Inc. Apparatus and method for control of multiple displays from a single virtual frame buffer
US8760459B2 (en) * 2009-12-30 2014-06-24 Intel Corporation Display data management techniques
US8963797B2 (en) * 2010-01-06 2015-02-24 Apple Inc. Display driving architectures
JP2011141707A (ja) 2010-01-07 2011-07-21 Sony Corp 情報処理装置、情報処理方法及びプログラム
US8659616B2 (en) * 2010-02-18 2014-02-25 Nvidia Corporation System, method, and computer program product for rendering pixels with at least one semi-transparent surface
JP2011188364A (ja) * 2010-03-10 2011-09-22 Xgi Technology Inc 多画面信号処理装置及び多画面システム
US20110242115A1 (en) * 2010-03-30 2011-10-06 You-Ming Tsao Method for performing image signal processing with aid of a graphics processing unit, and associated apparatus
US9164646B2 (en) * 2010-08-31 2015-10-20 Ati Technologies Ulc Method and apparatus for accommodating display migration among a plurality of physical displays
US10817043B2 (en) * 2011-07-26 2020-10-27 Nvidia Corporation System and method for entering and exiting sleep mode in a graphics subsystem
US9251552B2 (en) * 2012-06-28 2016-02-02 Intel Corporation Method and apparatus for managing image data for presentation on a display
CN105389768B (zh) * 2015-10-21 2019-06-28 努比亚技术有限公司 图片处理方法及装置
JP2017097066A (ja) * 2015-11-19 2017-06-01 ルネサスエレクトロニクス株式会社 画像処理装置及び画像処理方法
US11074666B2 (en) * 2019-01-30 2021-07-27 Sony Interactive Entertainment LLC Scalable game console CPU/GPU design for home console and cloud gaming
US12488764B1 (en) * 2023-02-06 2025-12-02 Amazon Technologies, Inc. Compressing images for display on electronic labels

Family Cites Families (36)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPH0727556B2 (ja) * 1990-02-09 1995-03-29 富士通株式会社 バスアクセス方式
US5485562A (en) * 1993-09-14 1996-01-16 International Business Machines Corporation System and method for clipping pixels drawn in one of plurality of windows in a computer graphics system
US5712664A (en) * 1993-10-14 1998-01-27 Alliance Semiconductor Corporation Shared memory graphics accelerator system
US5488385A (en) * 1994-03-03 1996-01-30 Trident Microsystems, Inc. Multiple concurrent display system
JPH0922339A (ja) * 1995-07-05 1997-01-21 Matsushita Electric Ind Co Ltd 遠隔操作装置
US5896141A (en) * 1996-07-26 1999-04-20 Hewlett-Packard Company System and method for virtual device access in a computer system
WO1998032068A1 (en) * 1997-01-17 1998-07-23 Intergraph Corporation Multiple display synchronization apparatus and method
US6018340A (en) * 1997-01-27 2000-01-25 Microsoft Corporation Robust display management in a multiple monitor environment
US5949437A (en) * 1997-02-19 1999-09-07 Appian Graphics Corp. Dual video output board with a shared memory interface
US6104414A (en) * 1997-03-12 2000-08-15 Cybex Computer Products Corporation Video distribution hub
JPH1165719A (ja) * 1997-08-21 1999-03-09 Toshiba Corp コンピュータおよび画像表示方法
JPH11109937A (ja) * 1997-09-29 1999-04-23 Casio Comput Co Ltd 表示制御装置
US6040845A (en) * 1997-12-22 2000-03-21 Compaq Computer Corp. Device and method for reducing power consumption within an accelerated graphics port target
US6208361B1 (en) * 1998-06-15 2001-03-27 Silicon Graphics, Inc. Method and system for efficient context switching in a computer graphics system
US6532019B1 (en) * 1998-06-17 2003-03-11 Advanced Micro Devices, Inc. Input/output integrated circuit hub incorporating a RAMDAC
US6573905B1 (en) * 1999-11-09 2003-06-03 Broadcom Corporation Video and graphics system with parallel processing of graphics windows
US6624816B1 (en) * 1999-09-10 2003-09-23 Intel Corporation Method and apparatus for scalable image processing
US6760031B1 (en) * 1999-12-31 2004-07-06 Intel Corporation Upgrading an integrated graphics subsystem
US7079149B2 (en) * 2001-10-09 2006-07-18 Texas Instruments Incorporated System, method, and device for accelerated graphics port linking
US20030158886A1 (en) * 2001-10-09 2003-08-21 Walls Jeffrey J. System and method for configuring a plurality of computers that collectively render a display
US6864891B2 (en) * 2002-01-31 2005-03-08 Hewlett-Packard Development Company L.P. Switching between internal and external display adapters in a portable computer system
US6700580B2 (en) * 2002-03-01 2004-03-02 Hewlett-Packard Development Company, L.P. System and method utilizing multiple pipelines to render graphical data
US6886057B2 (en) * 2002-06-06 2005-04-26 Dell Products L.P. Method and system for supporting multiple bus protocols on a set of wirelines
US7102645B2 (en) * 2003-12-15 2006-09-05 Seiko Epson Corporation Graphics display controller providing enhanced read/write efficiency for interfacing with a RAM-integrated graphics display device
US7289125B2 (en) * 2004-02-27 2007-10-30 Nvidia Corporation Graphics device clustering with PCI-express
US7265759B2 (en) * 2004-04-09 2007-09-04 Nvidia Corporation Field changeable rendering system for a computing device
US6985152B2 (en) * 2004-04-23 2006-01-10 Nvidia Corporation Point-to-point bus bridging without a bridge controller
US20050237329A1 (en) * 2004-04-27 2005-10-27 Nvidia Corporation GPU rendering to system memory
JP2005316176A (ja) * 2004-04-28 2005-11-10 Toshiba Corp 電子機器及び表示制御方法
US8446417B2 (en) * 2004-06-25 2013-05-21 Nvidia Corporation Discrete graphics system unit for housing a GPU
TWM261751U (en) * 2004-07-09 2005-04-11 Uniwill Comp Corp Switching display processing architecture for information device
US7721118B1 (en) * 2004-09-27 2010-05-18 Nvidia Corporation Optimizing power and performance for multi-processor graphics processing
US7545380B1 (en) * 2004-12-16 2009-06-09 Nvidia Corporation Sequencing of displayed images for alternate frame rendering in a multi-processor graphics system
US7730336B2 (en) * 2006-05-30 2010-06-01 Ati Technologies Ulc Device having multiple graphics subsystems and reduced power consumption mode, software and methods
US7817155B2 (en) * 2005-05-24 2010-10-19 Ati Technologies Inc. Master/slave graphics adapter arrangement
US7698579B2 (en) * 2006-08-03 2010-04-13 Apple Inc. Multiplexed graphics architecture for graphics power management

Similar Documents

Publication Publication Date Title
JP2011509445A5 (https=)
TWI418994B (zh) 整合顯示控制器至低功率處理器中
US9105112B2 (en) Power management for image scaling circuitry
KR101785301B1 (ko) 디바이스들 간의 메모리 리소스를 구성하기 위한 장치, 방법 및 저장 매체
TWI512676B (zh) 用於顯示子系統之混和顯示圖框緩衝器
JP7053713B2 (ja) 低電力コンピュータイメージング
TWI483265B (zh) 硬體動態快取電源管理
JP2015514246A5 (https=)
CN103827776B (zh) 通过pci高速组件减少功耗的活动状态功率管理（aspm）
WO2008060961A3 (en) Pixel cache for 3d graphics circuitry
JP2014521168A5 (https=)
WO2012068486A3 (en) Load/store circuitry for a processing cluster
WO2008052181A3 (en) A network interface card for use in parallel computing systems
CN107003726B (zh) 头戴式显示器更新缓冲器
JP2017516123A5 (https=)
TWI590062B (zh) 使用接收請求的更新率控制
CN102646071B (zh) 单周期执行高速缓存写命中操作的装置及方法
US8321605B2 (en) PIO interjection between beats of a DMA operation
ATE552701T1 (de) Video-mehrfachbetrachtungsvorrichtung
CN106528173A (zh) 一种开机图片显示方法及终端
US9652560B1 (en) Non-blocking memory management unit
CN107408292B (zh) 媒体中枢设备和高速缓存
CN107148619B (zh) 用于多线程图形流水线的自由排序线程模型
CN108121534A (zh) 一种针对W25Q16DV的SPI Flash驱动实现方法
CN102682729B (zh) 一种基于cpld的液晶显示控制器快速矩形绘制的方法