JP2011039905A5 - - Google Patents
Download PDFInfo
- Publication number
- JP2011039905A5 JP2011039905A5 JP2009188221A JP2009188221A JP2011039905A5 JP 2011039905 A5 JP2011039905 A5 JP 2011039905A5 JP 2009188221 A JP2009188221 A JP 2009188221A JP 2009188221 A JP2009188221 A JP 2009188221A JP 2011039905 A5 JP2011039905 A5 JP 2011039905A5
- Authority
- JP
- Japan
- Prior art keywords
- bus
- information processing
- transfer source
- control device
- processing apparatus
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Withdrawn
Links
- 230000010365 information processing Effects 0.000 claims 21
- 238000000034 method Methods 0.000 claims 1
Priority Applications (3)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| JP2009188221A JP2011039905A (ja) | 2009-08-17 | 2009-08-17 | 情報処理装置 |
| PCT/JP2010/000635 WO2011021312A1 (ja) | 2009-08-17 | 2010-02-03 | 情報処理装置 |
| US13/367,960 US20120137039A1 (en) | 2009-08-17 | 2012-02-07 | Information processing apparatus |
Applications Claiming Priority (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| JP2009188221A JP2011039905A (ja) | 2009-08-17 | 2009-08-17 | 情報処理装置 |
Publications (2)
| Publication Number | Publication Date |
|---|---|
| JP2011039905A JP2011039905A (ja) | 2011-02-24 |
| JP2011039905A5 true JP2011039905A5 (enExample) | 2012-07-19 |
Family
ID=43606774
Family Applications (1)
| Application Number | Title | Priority Date | Filing Date |
|---|---|---|---|
| JP2009188221A Withdrawn JP2011039905A (ja) | 2009-08-17 | 2009-08-17 | 情報処理装置 |
Country Status (3)
| Country | Link |
|---|---|
| US (1) | US20120137039A1 (enExample) |
| JP (1) | JP2011039905A (enExample) |
| WO (1) | WO2011021312A1 (enExample) |
Families Citing this family (1)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| KR102012699B1 (ko) | 2013-01-25 | 2019-08-21 | 삼성전자 주식회사 | 다중 버스 시스템 및 이를 포함하는 반도체 시스템 |
Family Cites Families (12)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| JPH04135268A (ja) * | 1990-08-03 | 1992-05-08 | Mitsubishi Electric Corp | マルチcpuシステム |
| JPH07235772A (ja) * | 1994-02-25 | 1995-09-05 | Fujitsu Ltd | 薄膜多層回路基板およびその製造方法 |
| US5754803A (en) * | 1996-06-27 | 1998-05-19 | Interdigital Technology Corporation | Parallel packetized intermodule arbitrated high speed control and data bus |
| US6804527B2 (en) * | 2001-01-19 | 2004-10-12 | Raze Technologies, Inc. | System for coordination of TDD transmission bursts within and between cells in a wireless access system and method of operation |
| US7085866B1 (en) * | 2002-02-19 | 2006-08-01 | Hobson Richard F | Hierarchical bus structure and memory access protocol for multiprocessor systems |
| US7051135B2 (en) * | 2002-11-22 | 2006-05-23 | Ess Technology, Inc. | Hierarchical bus arbitration |
| US7254658B2 (en) * | 2004-06-08 | 2007-08-07 | Arm Limited | Write transaction interleaving |
| US7350002B2 (en) * | 2004-12-09 | 2008-03-25 | Agere Systems, Inc. | Round-robin bus protocol |
| JP2007241918A (ja) * | 2006-03-13 | 2007-09-20 | Fujitsu Ltd | プロセッサ装置 |
| KR20080074545A (ko) * | 2007-02-09 | 2008-08-13 | 삼성전자주식회사 | 버스 시스템 및 그 제어 방법 |
| JP2009003633A (ja) * | 2007-06-20 | 2009-01-08 | Panasonic Corp | 情報処理装置 |
| US7886096B2 (en) * | 2008-08-08 | 2011-02-08 | Texas Instruments Incorporated | Throughput measurement of a total number of data bits communicated during a communication period |
-
2009
- 2009-08-17 JP JP2009188221A patent/JP2011039905A/ja not_active Withdrawn
-
2010
- 2010-02-03 WO PCT/JP2010/000635 patent/WO2011021312A1/ja not_active Ceased
-
2012
- 2012-02-07 US US13/367,960 patent/US20120137039A1/en not_active Abandoned
Similar Documents
| Publication | Publication Date | Title |
|---|---|---|
| CN109426648B (zh) | 用于通过网络接口控制器处理网络分组的设备和方法 | |
| JP2013235576A5 (enExample) | ||
| US10732879B2 (en) | Technologies for processing network packets by an intelligent network interface controller | |
| US10534541B2 (en) | Asynchronous discovery of initiators and targets in a storage fabric | |
| JP2012113732A5 (enExample) | ||
| US20180367333A1 (en) | Data transmission apparatus and method thereof | |
| JP2012064021A (ja) | 通信システム、マスター装置、及びスレーブ装置、並びに通信方法 | |
| WO2011114090A3 (en) | Requests and data handling in a bus architecture | |
| JP2018518777A (ja) | 周辺構成要素相互接続(PCI)エクスプレス(PCIe)トランザクションレイヤへのコヒーレンシ駆動型拡張 | |
| DE602006018862D1 (de) | Flusssteuerungsverfahren für verbesserten datentransfer via schaltmatrix | |
| CN105630727B (zh) | 多SoC节点之间的访问方法、装置和系统 | |
| JP2017535800A (ja) | シリアル低電力チップ間メディアバス(SLIMbus)システムにおけるマルチチャネルオーディオ通信 | |
| US20130145063A1 (en) | Microcontroller resource sharing | |
| CN104753707A (zh) | 一种系统维护方法及网络交换设备 | |
| JP2011039905A5 (enExample) | ||
| JP5944969B2 (ja) | メッセージ処理装置及びその方法 | |
| WO2012081085A1 (ja) | 割込み要因管理装置及び割込み処理システム | |
| US9990291B2 (en) | Avoiding deadlocks in processor-based systems employing retry and in-order-response non-retry bus coherency protocols | |
| US20150009860A1 (en) | Setting system and method for setting interfaces of connection apparatus connected to electronic device | |
| WO2011021312A1 (ja) | 情報処理装置 | |
| JP5805546B2 (ja) | 半導体装置 | |
| JP2015035117A (ja) | メモリシステム | |
| JP2015184935A (ja) | I2cバスの調停システムおよび調停方法 | |
| CN103164365A (zh) | 总线仲裁器 | |
| JP2012038260A (ja) | バス転送システム |