JP2010282284A5 - - Google Patents

Download PDF

Info

Publication number
JP2010282284A5
JP2010282284A5 JP2009133213A JP2009133213A JP2010282284A5 JP 2010282284 A5 JP2010282284 A5 JP 2010282284A5 JP 2009133213 A JP2009133213 A JP 2009133213A JP 2009133213 A JP2009133213 A JP 2009133213A JP 2010282284 A5 JP2010282284 A5 JP 2010282284A5
Authority
JP
Japan
Prior art keywords
bus
internal memory
internal
control unit
construction data
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Granted
Application number
JP2009133213A
Other languages
English (en)
Japanese (ja)
Other versions
JP2010282284A (ja
JP5401700B2 (ja
Filing date
Publication date
Application filed filed Critical
Priority to JP2009133213A priority Critical patent/JP5401700B2/ja
Priority claimed from JP2009133213A external-priority patent/JP5401700B2/ja
Publication of JP2010282284A publication Critical patent/JP2010282284A/ja
Publication of JP2010282284A5 publication Critical patent/JP2010282284A5/ja
Application granted granted Critical
Publication of JP5401700B2 publication Critical patent/JP5401700B2/ja
Expired - Fee Related legal-status Critical Current
Anticipated expiration legal-status Critical

Links

JP2009133213A 2009-06-02 2009-06-02 マイクロコンピュータ Expired - Fee Related JP5401700B2 (ja)

Priority Applications (1)

Application Number Priority Date Filing Date Title
JP2009133213A JP5401700B2 (ja) 2009-06-02 2009-06-02 マイクロコンピュータ

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
JP2009133213A JP5401700B2 (ja) 2009-06-02 2009-06-02 マイクロコンピュータ

Publications (3)

Publication Number Publication Date
JP2010282284A JP2010282284A (ja) 2010-12-16
JP2010282284A5 true JP2010282284A5 (https=) 2012-04-12
JP5401700B2 JP5401700B2 (ja) 2014-01-29

Family

ID=43538982

Family Applications (1)

Application Number Title Priority Date Filing Date
JP2009133213A Expired - Fee Related JP5401700B2 (ja) 2009-06-02 2009-06-02 マイクロコンピュータ

Country Status (1)

Country Link
JP (1) JP5401700B2 (https=)

Families Citing this family (3)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
CN103534692B (zh) * 2011-05-17 2016-10-19 阿尔特拉公司 对接混合集成器件中的硬逻辑和软逻辑的系统和方法
CN108134683B (zh) * 2016-12-01 2021-06-11 腾讯科技（深圳）有限公司 一种终端及总线架构的实现方法
DE102018215881B3 (de) * 2018-09-19 2020-02-06 Siemens Aktiengesellschaft Vorrichtung und Verfahren zum Koppeln zweier Gleichstromnetze

Family Cites Families (12)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPS63214995A (ja) * 1987-03-04 1988-09-07 Ando Electric Co Ltd メモリ選択回路
JPH03263185A (ja) * 1990-03-14 1991-11-22 Hitachi Ltd 随時書込可能なインタフエース回路付きのｌｓｉ
JP3191996B2 (ja) * 1992-08-27 2001-07-23 株式会社リコー 外部メモリ制御方法
JP2001175586A (ja) * 1999-12-21 2001-06-29 Hitachi Ltd データプロセッサ及びデータ処理システム
JP2001265647A (ja) * 2000-03-17 2001-09-28 Mitsubishi Electric Corp 基板システム、基板システムにおけるメモリ制御方法および基板システムにおけるメモリ置換方法
JP2001290758A (ja) * 2000-04-10 2001-10-19 Nec Corp コンピュータシステム
JP3904493B2 (ja) * 2002-07-24 2007-04-11 株式会社ルネサステクノロジ 半導体装置
JP4453271B2 (ja) * 2003-04-25 2010-04-21 コニカミノルタホールディングス株式会社 コンピュータシステム及びメモリの接続方法
JP4892970B2 (ja) * 2005-12-27 2012-03-07 富士ゼロックス株式会社 電子回路及びプログラマブル論理デバイスの使用方法
JP2008009564A (ja) * 2006-06-27 2008-01-17 Fujitsu Ltd メモリアクセス装置、メモリアクセス方法、メモリ製造方法およびプログラム
JP4659774B2 (ja) * 2007-03-07 2011-03-30 三菱電機株式会社 電気機器
JP2008293096A (ja) * 2007-05-22 2008-12-04 Shinko Electric Ind Co Ltd メモリインタフェースおよびメモリシステム

Similar Documents

Publication Publication Date Title
JP2016021224A5 (https=)
WO2008055269A3 (en) Asymmetric memory migration in hybrid main memory
JP2013097786A5 (https=)
SG166731A1 (en) Pcm memories for storage bus interfaces
JP2012142562A5 (ja) 半導体装置
GB2513233B (en) Memory system, random access memory module and memory controller therefor
GB201200865D0 (en) Resistive memory devices having a not-and(nand) structure
MY154227A (en) Data processing apparatus, access control method, and storage medium
JP2009037584A5 (https=)
EP2025001A4 (en) HYBRID STORAGE SYSTEM WITH SINGLE INTERFACE
WO2010076598A8 (en) Execute-in-place mode configuration for serial non-volatile memory
EP2183747A4 (en) MEMORY WITH DATA CONTROL
WO2012018889A3 (en) Providing fast non-volatile storage in a secure environment
ATE534076T1 (de) Speichersystem
WO2015020900A3 (en) Method and device for error correcting code (ecc) error handling
JP2012531154A5 (https=)
EP2156303A4 (en) LOGIC ARRANGEMENT WITH WRITE-PROOF MEMORY MANAGEMENT UNITS
EP2889759A8 (en) Processor with architecturally-visible programmable on-die storage to store data that is accessible by instruction
WO2012078397A3 (en) Memory device on the fly crc mode
JP2010282284A5 (https=)
JP2012232198A5 (https=)
TW200943307A (en) Data accessing method, controller and system using the same
TWI370969B (en) Data accessing method, and storage system and controller using the same
WO2012064463A8 (en) Memory controller and system for storing blocks of data in non-volatile memory devices for high speed sequential reading
PL2318935T3 (pl) Układ przetwarzający ze sterowaniem dostępem do pamięci zewnętrznej