JP5401700B2 - マイクロコンピュータ - Google Patents

マイクロコンピュータ Download PDF

Info

Publication number
JP5401700B2
JP5401700B2 JP2009133213A JP2009133213A JP5401700B2 JP 5401700 B2 JP5401700 B2 JP 5401700B2 JP 2009133213 A JP2009133213 A JP 2009133213A JP 2009133213 A JP2009133213 A JP 2009133213A JP 5401700 B2 JP5401700 B2 JP 5401700B2
Authority
JP
Japan
Prior art keywords
bus
control unit
memory
bus control
internal
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Expired - Fee Related
Application number
JP2009133213A
Other languages
English (en)
Japanese (ja)
Other versions
JP2010282284A5 (https=
JP2010282284A (ja
Inventor
浩行 河合
直幹 三ッ石
淳子 小原
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Renesas Electronics Corp
Original Assignee
Renesas Electronics Corp
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Renesas Electronics Corp filed Critical Renesas Electronics Corp
Priority to JP2009133213A priority Critical patent/JP5401700B2/ja
Publication of JP2010282284A publication Critical patent/JP2010282284A/ja
Publication of JP2010282284A5 publication Critical patent/JP2010282284A5/ja
Application granted granted Critical
Publication of JP5401700B2 publication Critical patent/JP5401700B2/ja
Expired - Fee Related legal-status Critical Current
Anticipated expiration legal-status Critical

Links

Images

Landscapes

  • Memory System (AREA)
  • Stored Programmes (AREA)
  • Design And Manufacture Of Integrated Circuits (AREA)
  • Logic Circuits (AREA)
  • Microcomputers (AREA)
JP2009133213A 2009-06-02 2009-06-02 マイクロコンピュータ Expired - Fee Related JP5401700B2 (ja)

Priority Applications (1)

Application Number Priority Date Filing Date Title
JP2009133213A JP5401700B2 (ja) 2009-06-02 2009-06-02 マイクロコンピュータ

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
JP2009133213A JP5401700B2 (ja) 2009-06-02 2009-06-02 マイクロコンピュータ

Publications (3)

Publication Number Publication Date
JP2010282284A JP2010282284A (ja) 2010-12-16
JP2010282284A5 JP2010282284A5 (https=) 2012-04-12
JP5401700B2 true JP5401700B2 (ja) 2014-01-29

Family

ID=43538982

Family Applications (1)

Application Number Title Priority Date Filing Date
JP2009133213A Expired - Fee Related JP5401700B2 (ja) 2009-06-02 2009-06-02 マイクロコンピュータ

Country Status (1)

Country Link
JP (1) JP5401700B2 (https=)

Families Citing this family (3)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
CN103534692B (zh) * 2011-05-17 2016-10-19 阿尔特拉公司 对接混合集成器件中的硬逻辑和软逻辑的系统和方法
CN108134683B (zh) * 2016-12-01 2021-06-11 腾讯科技（深圳）有限公司 一种终端及总线架构的实现方法
DE102018215881B3 (de) * 2018-09-19 2020-02-06 Siemens Aktiengesellschaft Vorrichtung und Verfahren zum Koppeln zweier Gleichstromnetze

Family Cites Families (12)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPS63214995A (ja) * 1987-03-04 1988-09-07 Ando Electric Co Ltd メモリ選択回路
JPH03263185A (ja) * 1990-03-14 1991-11-22 Hitachi Ltd 随時書込可能なインタフエース回路付きのｌｓｉ
JP3191996B2 (ja) * 1992-08-27 2001-07-23 株式会社リコー 外部メモリ制御方法
JP2001175586A (ja) * 1999-12-21 2001-06-29 Hitachi Ltd データプロセッサ及びデータ処理システム
JP2001265647A (ja) * 2000-03-17 2001-09-28 Mitsubishi Electric Corp 基板システム、基板システムにおけるメモリ制御方法および基板システムにおけるメモリ置換方法
JP2001290758A (ja) * 2000-04-10 2001-10-19 Nec Corp コンピュータシステム
JP3904493B2 (ja) * 2002-07-24 2007-04-11 株式会社ルネサステクノロジ 半導体装置
JP4453271B2 (ja) * 2003-04-25 2010-04-21 コニカミノルタホールディングス株式会社 コンピュータシステム及びメモリの接続方法
JP4892970B2 (ja) * 2005-12-27 2012-03-07 富士ゼロックス株式会社 電子回路及びプログラマブル論理デバイスの使用方法
JP2008009564A (ja) * 2006-06-27 2008-01-17 Fujitsu Ltd メモリアクセス装置、メモリアクセス方法、メモリ製造方法およびプログラム
JP4659774B2 (ja) * 2007-03-07 2011-03-30 三菱電機株式会社 電気機器
JP2008293096A (ja) * 2007-05-22 2008-12-04 Shinko Electric Ind Co Ltd メモリインタフェースおよびメモリシステム

Also Published As

Publication number Publication date
JP2010282284A (ja) 2010-12-16

Similar Documents

Publication Publication Date Title
US10403333B2 (en) Memory controller with flexible address decoding
KR102395745B1 (ko) 스트릭 및 판독/기입 트랜잭션 관리 기능을 갖는 메모리 제어기 아비터
KR102370477B1 (ko) 가상 컨트롤러 모드를 가진 메모리 컨트롤러
KR102442078B1 (ko) 고속 메모리 인터페이스들을 위한 명령 중재
US6173356B1 (en) Multi-port DRAM with integrated SRAM and systems and methods using the same
CN109154918B (zh) 自刷新状态机mop阵列
JP2023539737A (ja) 複数のコマンドサブキュー及び対応するアービタを有するメモリコントローラ
EP3436958B1 (en) Low power memory throttling
US6769046B2 (en) System-resource router
KR100799687B1 (ko) 비휘발성 메모리를 공유하는 두 개 이상의 콘트롤러를내장한 시스템
US8650388B2 (en) Multi-processor systems and booting methods thereof
CN107257964B (zh) Dram电路、计算机系统和访问dram电路的方法
JP2004502225A (ja) フラッシュ・メモリを有する集積回路
US8086767B2 (en) Pin multiplexing
EP2911065A1 (en) Distributed procedure execution and file systems on a memory interface
US6742058B2 (en) Memory controller having a multiplexer selecting either second set of input signals or converted signals from first set of input signals by a bus mode input
CN117120992A (zh) 用于多队列存储器控制器的信用方案
JP5401700B2 (ja) マイクロコンピュータ
CN117099071A (zh) 存储器控制器功率状态
JP7802968B2 (ja) 擬似チャネルサポートを備えたメモリコントローラ
KR20050081498A (ko) 다층 버스 시스템에서의 메모리 뱅크 인터리빙 방법 및장치
JP2004078396A (ja) メモリ装置
JP3868316B2 (ja) マルチプロセッサ及びその制御方法
KR100813133B1 (ko) 듀얼 포트 메모리 장치, 이를 가지는 메모리 시스템 및듀얼 포트 메모리 장치의 공유 메모리 영역의 적응적사용방법
JPH06175926A (ja) データ処理装置

Legal Events

Date Code Title Description
A521 Request for written amendment filed

Free format text: JAPANESE INTERMEDIATE CODE: A523

Effective date: 20120224

A621 Written request for application examination

Free format text: JAPANESE INTERMEDIATE CODE: A621

Effective date: 20120224

A977 Report on retrieval

Free format text: JAPANESE INTERMEDIATE CODE: A971007

Effective date: 20130531

A131 Notification of reasons for refusal

Free format text: JAPANESE INTERMEDIATE CODE: A131

Effective date: 20130618

A521 Request for written amendment filed

Free format text: JAPANESE INTERMEDIATE CODE: A523

Effective date: 20130806

A131 Notification of reasons for refusal

Free format text: JAPANESE INTERMEDIATE CODE: A131

Effective date: 20130827

A521 Request for written amendment filed

Free format text: JAPANESE INTERMEDIATE CODE: A523

Effective date: 20130913

A01 Written decision to grant a patent or to grant a registration (utility model)

Free format text: JAPANESE INTERMEDIATE CODE: A01

Effective date: 20131001

A61 First payment of annual fees (during grant procedure)

Free format text: JAPANESE INTERMEDIATE CODE: A61

Effective date: 20131008

S531 Written request for registration of change of domicile

Free format text: JAPANESE INTERMEDIATE CODE: R313531

R350 Written notification of registration of transfer

Free format text: JAPANESE INTERMEDIATE CODE: R350

LAPS Cancellation because of no payment of annual fees