JP2010177320A - Multiple patterning wiring substrate - Google Patents

Multiple patterning wiring substrate Download PDF

Info

Publication number
JP2010177320A
JP2010177320A JP2009016258A JP2009016258A JP2010177320A JP 2010177320 A JP2010177320 A JP 2010177320A JP 2009016258 A JP2009016258 A JP 2009016258A JP 2009016258 A JP2009016258 A JP 2009016258A JP 2010177320 A JP2010177320 A JP 2010177320A
Authority
JP
Japan
Prior art keywords
wiring board
space
mother board
board
wiring
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Granted
Application number
JP2009016258A
Other languages
Japanese (ja)
Other versions
JP5197407B2 (en
Inventor
Kenzo Nagaiwa
賢三 永岩
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Kyocera Corp
Original Assignee
Kyocera Corp
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Kyocera Corp filed Critical Kyocera Corp
Priority to JP2009016258A priority Critical patent/JP5197407B2/en
Publication of JP2010177320A publication Critical patent/JP2010177320A/en
Application granted granted Critical
Publication of JP5197407B2 publication Critical patent/JP5197407B2/en
Expired - Fee Related legal-status Critical Current
Anticipated expiration legal-status Critical

Links

Images

Landscapes

  • Structure Of Printed Boards (AREA)

Abstract

<P>PROBLEM TO BE SOLVED: To provide a multiple patterning wiring substrate capable of preventing sticking of metal components, and the like, at the time of electroless plating, while facilitating division of a mother board. <P>SOLUTION: In a multiple patterning wiring substrate 9, a plurality of wiring substrate regions 2 are arranged in the vertical and horizontal directions on a mother board 1, which is cut and divided in the thickness direction, at the boundary 2a of the wiring substrate regions 2. The multiple pattering wiring substrate 9 is provided with a linear space 5, which extends in the length direction of the border 2a of the wiring substrate regions 2 in plan view, and whose upper end and lower end of lengthwise cross section are of V-shape, respectively, inside the mother board 1 at the border 2a of the wiring substrate regions 2. Since the space 5, having the configuration, is provided inside the mother board 1 at the border 2a, cracks propagate from the upper and lower ends of the space 5 to the upper and lower surfaces of the mother board 1 at dividing, for readily dividing the mother board 1 into respective wiring substrates. Adherence of foreign substances to the inner surface of the space 5, which serves as a side surface of respective wiring substrates, is prevented. <P>COPYRIGHT: (C)2010,JPO&INPIT

Description

本発明は、半導体素子や弾性表面波素子等の電子部品を搭載するための配線基板となる複数の配線基板領域が母基板に縦横の並びに配列されてなり、配線基板領域の境界において厚み方向に破断して個片の配線基板に分割される多数個取り配線基板に関するものである。   In the present invention, a plurality of wiring board regions serving as wiring boards for mounting electronic components such as semiconductor elements and surface acoustic wave elements are arranged vertically and horizontally on a mother board, and in the thickness direction at the boundaries of the wiring board areas. The present invention relates to a multi-piece wiring board that is broken and divided into individual wiring boards.

従来、半導体素子や弾性表面波素子等の電子部品を搭載するために用いられる配線基板は、酸化アルミニウム質焼結体やガラスセラミック焼結体等のセラミック焼結体から成る四角形板状の絶縁基体の上面に電子部品を搭載するための搭載部を有し、この搭載部またはその周辺から絶縁基体の側面や下面にかけてタングステン等の金属材料から成る複数の配線導体が形成された構造を有している。   2. Description of the Related Art Conventionally, wiring boards used for mounting electronic components such as semiconductor elements and surface acoustic wave elements are rectangular plate-shaped insulating substrates made of ceramic sintered bodies such as aluminum oxide sintered bodies and glass ceramic sintered bodies. A mounting portion for mounting an electronic component on the upper surface of the substrate, and a structure in which a plurality of wiring conductors made of a metal material such as tungsten are formed from the mounting portion or its periphery to the side surface or the lower surface of the insulating base. Yes.

このような配線基板は、一般に、1枚の広面積の母基板から複数個の配線基板を同時集約的に得るようにした、いわゆる多数個取り配線基板の形態で製作されている。多数個取り配線基板は、例えば、平板状の母基板に配線基板となる配線基板領域が縦横の並びに複数個配列形成された構造を有している。   Such a wiring board is generally manufactured in the form of a so-called multi-cavity wiring board in which a plurality of wiring boards are obtained simultaneously from a single large-area mother board. The multi-cavity wiring board has, for example, a structure in which a plurality of wiring board regions serving as wiring boards are arranged in rows and columns on a flat mother board.

このような多数個取り配線基板は、配線基板領域の境界における母基板の主面(上面や下面)にあらかじめ分割溝を設けておき、この分割溝が設けられた部分において母基板に曲げ応力等の応力を加えて母基板を破断させることにより、個片の配線基板に分割される。分割溝は、一般に、母基板となる未焼成のセラミック材料の主面に、配線基板領域の境界に沿ってカッター刃等を切り込ませることにより形成されている。   In such a multi-piece wiring board, a dividing groove is provided in advance on the main surface (upper surface and lower surface) of the mother board at the boundary of the wiring board region, and a bending stress or the like is applied to the mother board in a portion where the dividing groove is provided. The mother substrate is broken by applying the above stress to divide the circuit board into individual wiring boards. The dividing groove is generally formed by cutting a cutter blade or the like along the boundary of the wiring board region in the main surface of the unfired ceramic material that becomes the mother board.

特開2001−319991号公報JP 2001-319991 特開2003−273272号公報JP 2003-273272 A 特開2007−158183号公報JP 2007-158183 A

しかしながら、上記従来技術の多数個取り配線基板は、母基板の主面に分割溝が形成されているため、この分割溝の内部に異物が入り込んで分割溝の内側面に付着する可能性があるという問題点があった。多数個取り配線基板の分割溝の内側面、つまり配線基板領域の側面にこのような付着が発生すると、個片の配線基板に分割したときに配線基板の側面に異物が残留し、電気的な特性や外観等において不良になってしまう。   However, since the multi-cavity wiring board of the above-mentioned prior art has a dividing groove formed on the main surface of the mother board, there is a possibility that foreign matter enters the dividing groove and adheres to the inner surface of the dividing groove. There was a problem. When such adhesion occurs on the inner surface of the dividing groove of the multi-cavity wiring board, that is, the side surface of the wiring board region, foreign matter remains on the side surface of the wiring board when it is divided into individual wiring boards. It becomes defective in characteristics and appearance.

特に、配線導体の露出する表面に無電解めっき法でニッケルや金等のめっき層を被着させる場合には、幅が狭い分割溝の内部において、無電解めっき液中で酸素成分の不足等に起因してめっき液からの金属成分の不要な還元析出(いわゆる液の分解)が生じ、この金属成分が、個片の配線基板の側面となる分割溝の内側面に付着しやすい。そして、このような金属成分の付着は、配線基板の小型化や生産性の向上のために多数個取り配線基板に配列される配線基板領域の数(いわゆる取り数)の増加に応じて分割溝の幅が狭くなってきているため、多発する傾向にある。   In particular, when a plating layer such as nickel or gold is applied to the exposed surface of the wiring conductor by electroless plating, the oxygen component is insufficient in the electroless plating solution inside the narrow groove. As a result, unnecessary reduction deposition (so-called decomposition of the liquid) of the metal component from the plating solution occurs, and this metal component is likely to adhere to the inner side surface of the dividing groove which is the side surface of the piece of wiring board. Such metal components adhere to the dividing grooves according to an increase in the number of wiring board regions (so-called number of arrangements) arranged on a multi-piece wiring board in order to reduce the size of the wiring board and improve productivity. Since the width of is becoming narrower, it tends to occur frequently.

本発明は、かかる従来の問題点に鑑みて完成されたものであり、その目的は、配線基板領域の境界において破断して分割される多数個取り配線基板であって、母基板の分割を容易としながら、無電解めっきの際の金属成分の付着等の付着を防止することが可能な多数個取り配線基板を提供することにある。   The present invention has been completed in view of such conventional problems, and an object of the present invention is a multi-piece wiring board that is broken and divided at the boundary of the wiring board region, and the mother board can be easily divided. However, an object of the present invention is to provide a multi-piece wiring board capable of preventing adhesion such as adhesion of metal components during electroless plating.

本発明の多数個取り配線基板は、母基板に複数の配線基板領域が縦横の並びに配列形成され、前記配線基板領域の境界において厚み方向に破断して分割される多数個取り配線基板であって、前記配線基板領域の境界における前記母基板の内部に、平面視で前記配線基板領域の境界の長さ方向に延びる直線状の、縦断面における上端部および下端部のそれぞれがV字状である空間が設けられていることを特徴とするものである。   The multi-cavity wiring board of the present invention is a multi-cavity wiring board in which a plurality of wiring board regions are arranged in rows and columns in a mother board, and are broken and divided in the thickness direction at the boundaries of the wiring board regions. Each of the upper end portion and the lower end portion in a longitudinal section in a straight line extending in the length direction of the boundary of the wiring board region in plan view is V-shaped inside the mother board at the boundary of the wiring board region. A space is provided.

また、本発明の多数個取り配線基板は、上記構成において、前記母基板の外周に前記配線基板領域を取り囲む枠状のダミー領域が設けられており、前記空間の端が前記ダミー領域内に位置していることを特徴とするものである。   In the multi-piece wiring board of the present invention, in the above configuration, a frame-like dummy area surrounding the wiring board area is provided on the outer periphery of the mother board, and an end of the space is located in the dummy area. It is characterized by that.

本発明の多数個取り配線基板によれば、配線基板領域の境界における母基板の内部に、平面視で配線基板領域の境界の長さ方向に延びる直線状の、縦断面における上端部および下端部のそれぞれがV字状である空間が設けられていることから、分割時に配線基板領域の境界において母基板に曲げ応力等の応力を加えた際に、V字状である空間の上端部および下端部に応力が集中し、それぞれ母基板の上面または下面に向かって亀裂が生じる。そして、この亀裂が母基板の上面や下面に達して母基板が空間の上下において破断するため、母基板を容易に個片に分割することができる。   According to the multi-cavity wiring board of the present invention, the upper end and the lower end in the longitudinal section of the straight line extending in the length direction of the boundary of the wiring board region in plan view inside the mother board at the boundary of the wiring board region. Since each of these is provided with a V-shaped space, when a stress such as a bending stress is applied to the mother board at the boundary of the wiring board region at the time of division, the upper and lower ends of the V-shaped space Stress concentrates on the part, and cracks are generated toward the upper surface or the lower surface of the mother substrate, respectively. And since this crack reaches the upper surface and lower surface of the mother board and the mother board breaks in the upper and lower parts of the space, the mother board can be easily divided into individual pieces.

また、この空間は、母基板の主面(上面や下面)に露出していないので、例えば無電解めっきの際のめっき液や、その他の異物が内側に入り込むことはない。そのため、無電解めっきの際の金属成分等の異物が個片の配線基板の側面となる空間の内面に付着することを効果的に防止することができる。したがって、母基板の分割を容易としながら、無電解めっきの際の金属成分の付着等の付着を防止することが可能な多数個取り配線基板を提供することができる。   Further, since this space is not exposed on the main surface (upper surface or lower surface) of the mother board, for example, a plating solution and other foreign matters at the time of electroless plating do not enter inside. Therefore, it is possible to effectively prevent foreign matters such as metal components during electroless plating from adhering to the inner surface of the space serving as the side surface of the individual wiring board. Therefore, it is possible to provide a multi-piece wiring board capable of preventing adhesion such as adhesion of a metal component during electroless plating while facilitating division of the mother board.

また、本発明の多数個取り配線基板において、母基板の外周に配線基板領域を取り囲む枠状のダミー領域が設けられており、空間の端がダミー領域内に位置している場合には、配線基板領域の境界における母基板の破断をより容易とするために空間を配線基板領域の境界の全長にわたるように形成することが容易であり、配線基板領域の境界の全長にわたって、より容易に母基板を分割することができる。   Further, in the multi-cavity wiring board of the present invention, when a frame-like dummy area surrounding the wiring board area is provided on the outer periphery of the mother board and the end of the space is located in the dummy area, In order to make it easier to break the mother board at the boundary of the board area, it is easy to form the space so as to extend over the entire length of the boundary of the wiring board area, and more easily over the entire length of the boundary of the wiring board area. Can be divided.

この場合、空間の端がダミー領域内に位置しているので、空間の端部分において母基板を破断させる亀裂の進行方向が多少母基板の主面に真っ直ぐ向かう方向から多少ずれたとしても、この亀裂に伴って個片の配線基板に亀裂や欠けやバリ等の不具合が生じることは効果的に抑制される。そのため、個片の配線基板への分割をより容易かつ確実に行なえる多数個取り配線基板とすることができる。   In this case, since the edge of the space is located in the dummy region, even if the progress direction of the crack that breaks the mother board at the edge of the space is slightly deviated from the direction that goes straight to the main surface of the mother board, Occurrence of defects such as cracks, chips and burrs in the individual wiring board due to the crack is effectively suppressed. Therefore, it is possible to provide a multi-piece wiring board that can more easily and reliably divide the pieces into wiring boards.

(a)は本発明の多数個取り配線基板の実施の形態の一例を示す斜視図であり、(b)および(c)は、それぞれ(a)のA−A線,B−B線における断面を示すための斜視図である。(A) is a perspective view which shows an example of embodiment of the multi-cavity wiring board of this invention, (b) and (c) are the cross sections in the AA line and BB line of (a), respectively. It is a perspective view for showing. (a)および(b)は、それぞれ本発明の多数個取り配線基板の実施の形態の他の例を示す要部拡大断面図である。(A) And (b) is a principal part expanded sectional view which shows the other example of embodiment of the multi-piece wiring board of this invention, respectively. (a)および(b)は、それぞれ本発明の多数個取り配線基板における空間の好適な例を説明するための要部拡大断面図である。(A) And (b) is a principal part expanded sectional view for demonstrating the suitable example of the space in the multi-cavity wiring board of this invention, respectively.

本発明の多数個取り配線基板について、添付の図面を参照しつつ説明する。   A multi-piece wiring board of the present invention will be described with reference to the accompanying drawings.

図1(a)は、本発明の多数個取り配線基板の実施の形態の一例を示す斜視図であり、図1(b),(c)は、それぞれ図1(a)のA−A線,B−B線における断面を示すための斜視図である。図1において、1は母基板、2は配線基板領域である。母基板1に複数の配線基板領域2が縦横の並びに配列されて多数個取り配線基板9が基本的に形成されている。   FIG. 1A is a perspective view showing an example of an embodiment of a multi-cavity wiring board according to the present invention, and FIGS. 1B and 1C are respectively taken along line AA in FIG. , B-B line is a perspective view for showing a cross section. In FIG. 1, 1 is a mother board and 2 is a wiring board area. A plurality of wiring board regions 9 are basically formed by arranging a plurality of wiring board regions 2 vertically and horizontally on the mother board 1.

母基板1は、ガラスセラミック焼結体や酸化アルミニウム質焼結体,窒化アルミニウム質焼結体,炭化珪素質焼結体,窒化珪素質焼結体,ムライト質焼結体等のセラミック材料からなる複数の絶縁層(符号なし)が上下に積層されて形成されている。   The base substrate 1 is made of a ceramic material such as a glass ceramic sintered body, an aluminum oxide sintered body, an aluminum nitride sintered body, a silicon carbide sintered body, a silicon nitride sintered body, or a mullite sintered body. A plurality of insulating layers (without reference numerals) are formed to be stacked one above the other.

母基板1に配列された複数の配線基板領域2は、それぞれが個片の配線基板(図示せず)となる領域である。母基板1が配線基板領域2の境界2aにおいて破断して分割されることにより、複数の配線基板が同時集約的に製作される。   The plurality of wiring board regions 2 arranged on the mother board 1 are areas that each become an individual wiring board (not shown). When the mother board 1 is broken and divided at the boundary 2a of the wiring board region 2, a plurality of wiring boards are manufactured simultaneously and collectively.

個片の配線基板が電子部品搭載用基板として使用される場合には、配線基板領域2の上面の中央部等に電子部品の搭載部(符号なし)が設けられている。なお、母基板1は、この図1に示す例では平板状のものであるが、電子部品を収容する凹部(図示せず)を配線基板領域2の上面の中央部等に有し、凹部の底面を搭載部としたものでもよい。   When an individual wiring board is used as an electronic component mounting board, an electronic component mounting portion (no symbol) is provided at the center of the upper surface of the wiring board region 2 or the like. In the example shown in FIG. 1, the mother board 1 has a flat plate shape. However, the mother board 1 has a concave portion (not shown) that accommodates an electronic component in the central portion of the upper surface of the wiring board region 2. The bottom part may be a mounting part.

搭載部に搭載される電子部品(図示せず)としては、ICやLSI等の半導体集積回路素子、およびLED(発光ダイオード)やPD(フォトダイオード),CCD(電荷結合素子)等の光半導体素子を含む半導体素子、弾性表面波素子や水晶振動子等の圧電素子、容量素子、抵抗器、半導体基板の表面に微小な電子機械機構が形成されてなるマイクロマシン(いわゆるMEMS素子)等の種々の電子部品が挙げられる。   Electronic components (not shown) mounted on the mounting unit include semiconductor integrated circuit elements such as IC and LSI, and optical semiconductor elements such as LED (light emitting diode), PD (photodiode), and CCD (charge coupled device). Various electronic devices such as semiconductor devices including surface acoustic wave devices, piezoelectric devices such as surface acoustic wave devices and crystal resonators, capacitive devices, resistors, and micromachines (so-called MEMS devices) in which a minute electromechanical mechanism is formed on the surface of a semiconductor substrate. Parts.

電子部品は、搭載部に、例えばエポキシ系樹脂,ポリイミド系樹脂,アクリル系樹脂,シリコーン系樹脂,ポリエーテルアミド系樹脂等の樹脂接着剤や、Au−Sn,Sn−Ag−Cu,Sn−Cu,Sn−Pb等のはんだや、ガラス等で接合される。   The electronic component has a resin adhesive such as an epoxy resin, a polyimide resin, an acrylic resin, a silicone resin, a polyether amide resin, Au-Sn, Sn-Ag-Cu, or Sn-Cu on the mounting portion. , Sn—Pb or the like, glass or the like.

また、この実施の形態の例においては、各配線基板領域2に配線導体3が形成されている。配線導体3は、一部が搭載部に露出するように形成されている。この配線導体3は、例えば搭載部において一部が電子部品と電気的に接続されて、搭載部に搭載される複数の電子部品同士や、電子部品と外部の電気回路(図示せず)とを互いに電気的に接続する導電路として機能する。   In the example of this embodiment, a wiring conductor 3 is formed in each wiring board region 2. The wiring conductor 3 is formed so that a part thereof is exposed to the mounting portion. For example, a part of the wiring conductor 3 is electrically connected to the electronic component in the mounting portion, and a plurality of electronic components mounted on the mounting portion or an electronic component and an external electric circuit (not shown) are connected. It functions as a conductive path that is electrically connected to each other.

配線導体3は、銅,銀,パラジウム,白金,金,タングステン,モリブデン,マンガン等の金属材料により形成されている。   The wiring conductor 3 is made of a metal material such as copper, silver, palladium, platinum, gold, tungsten, molybdenum, or manganese.

電子部品と配線導体3との電気的な接続は、例えば、配線導体3のうち搭載部の周辺に露出している部位に、電子部品の電極(図示せず)を、ボンディングワイヤやはんだ等の導電性接続材(図示せず)を介して接続することにより行なうことができる。   The electrical connection between the electronic component and the wiring conductor 3 is, for example, by connecting an electrode (not shown) of the electronic component to a portion of the wiring conductor 3 exposed around the mounting portion, such as a bonding wire or solder. This can be done by connecting via a conductive connecting material (not shown).

このようなボンディングワイヤのボンディング性やはんだの濡れ性等の特性の確保および酸化腐食の防止等のために、配線導体3の表面は、ニッケルや金等のめっき層により被覆される。これらのめっき層による被覆は、例えばめっき用の電力を配線導体3に供給するための引き出し線を不要として個片の配線基板としての小型化を容易とするような場合には、無電解めっき法により行なわれる。   The surface of the wiring conductor 3 is covered with a plating layer of nickel, gold, or the like in order to ensure such characteristics as the bonding property of the bonding wire and the wettability of solder and to prevent oxidation corrosion. The coating with these plating layers is, for example, an electroless plating method in the case where a lead wire for supplying power for plating to the wiring conductor 3 is not required and the miniaturization of the individual wiring board is facilitated. It is done by.

無電解めっき法によるめっき層の被着は、例えばニッケルの場合であれば、硫酸ニッケル等のニッケル(イオン)成分と還元剤とを含む無電解めっき液中に多数個取り配線基板9を浸漬し、配線導体3の表面において還元剤でニッケル成分を還元析出させることにより行なわれる。この場合、母基板1の表面に比べて配線導体3の表面の方がニッケルの還元反応に対する触媒活性が高いため、配線導体3の表面で優先的にニッケルが析出する。   For example, in the case of nickel, the plating layer is deposited by electroless plating by immersing a large number of wiring boards 9 in an electroless plating solution containing a nickel (ion) component such as nickel sulfate and a reducing agent. The nickel component is reduced and precipitated with a reducing agent on the surface of the wiring conductor 3. In this case, the surface of the wiring conductor 3 has a higher catalytic activity for the nickel reduction reaction than the surface of the mother substrate 1, so that nickel is preferentially deposited on the surface of the wiring conductor 3.

このような、それぞれが配線導体3を有する複数の配線基板領域2が縦横の並びに配列された母基板1は、例えば酸化アルミニウム質焼結体からなる場合であれば、次のようにして製作することができる。   Such a mother board 1 in which a plurality of wiring board regions 2 each having wiring conductors 3 are arranged vertically and horizontally, for example, is made of an aluminum oxide sintered body as follows. be able to.

まず、酸化アルミニウムを主成分とし、酸化ケイ素や酸化マグネシウム等を添加してなる原料粉末を、有機溶剤およびバインダと混練するとともに、ドクターブレード法やリップコータ法等の成形方法でシート状に成形して、セラミックグリーンシートを作製する。次に、タングステンやモリブデン等の金属材料の粉末を有機溶剤およびバインダとともに混練して、金属ペーストを作製する。次に、セラミックグリーンシートを母基板1の外形寸法に切断するとともに、配線基板領域2となる領域のそれぞれに所定の配線導体3のパターンでスクリーン印刷法等の印刷法によって金属ペーストを印刷する。そして、複数のセラミックグリーンシートを積層した後、約1300〜1600℃程度の焼成温度で焼成すれば、それぞれが配線導体3を有する複数の配線基板領域2が縦横の並びに配列された母基板1を製作することができる。   First, a raw material powder composed mainly of aluminum oxide and added with silicon oxide, magnesium oxide, etc. is kneaded with an organic solvent and a binder and molded into a sheet by a molding method such as a doctor blade method or a lip coater method. A ceramic green sheet is prepared. Next, a metal paste such as tungsten or molybdenum is kneaded with an organic solvent and a binder to produce a metal paste. Next, the ceramic green sheet is cut into the outer dimensions of the mother board 1 and a metal paste is printed on each area to be the wiring board area 2 by a printing method such as a screen printing method with a pattern of a predetermined wiring conductor 3. If a plurality of ceramic green sheets are laminated and then fired at a firing temperature of about 1300 to 1600 ° C., a mother board 1 in which a plurality of wiring board regions 2 each having wiring conductors 3 are arranged vertically and horizontally is formed. Can be produced.

なお、母基板1は、未焼成のセラミック材料を金型等を用いて所定の板状に成型し、これを焼成して製作することもできる。   The mother board 1 can also be manufactured by molding an unfired ceramic material into a predetermined plate shape using a mold or the like, and firing it.

この実施の形態の例において、母基板1の外周には、配列された複数の配線基板領域2を取り囲んでダミー領域4が設けられている。ダミー領域4は、多数個取り配線基板9の取り扱いを容易とすること等のために設けられている。   In the example of this embodiment, a dummy area 4 is provided on the outer periphery of the mother board 1 so as to surround the plurality of wiring board areas 2 arranged. The dummy area 4 is provided to facilitate handling of the multi-piece wiring board 9.

この多数個取り配線基板9を、配線基板領域2の境界2a(配線基板領域2同士の間の境界および配線基板領域2とダミー領域4との間の境界)において破断することにより、個片の配線基板に分割される。そして、母基板1を破断させるために、配線基板領域2の境界2aにおける母基板1の内部に、平面視で配線基板領域2の境界2aの長さ方向に延びる直線状の、縦断面における上端部および下端部のそれぞれがV字状である空間5が設けられている。   By breaking the multi-piece wiring board 9 at the boundary 2a of the wiring board area 2 (the boundary between the wiring board areas 2 and the boundary between the wiring board area 2 and the dummy area 4), Divided into wiring boards. Then, in order to break the mother board 1, the upper end of the straight vertical section that extends in the length direction of the boundary 2a of the wiring board region 2 in a plan view inside the mother board 1 at the boundary 2a of the wiring board area 2 A space 5 in which each of the part and the lower end part is V-shaped is provided.

母基板1の分割は、例えば、配線基板領域2の境界2を挟むように母基板1に曲げ応力等の応力を加え、この応力によって空間5が形成されている部分において母基板1を破断させて行なわれる。   In the division of the mother board 1, for example, a stress such as a bending stress is applied to the mother board 1 so as to sandwich the boundary 2 of the wiring board region 2, and the mother board 1 is broken at a portion where the space 5 is formed by the stress. It is done.

配線基板領域2の境界2aにおいて母基板1に応力を加えるには、例えば、母基板1の厚みと同じ程度の間隔をおいて上下に対向し合う一対のベルト(無端ベルト等)(図示せず)の間に多数個取り配線基板9を挟み、ベルトを一方向に動かして母基板1に上下のベルトから圧力を加えること等の方法を用いればよい。   In order to apply stress to the mother board 1 at the boundary 2 a of the wiring board region 2, for example, a pair of belts (endless belts or the like) (not shown) that face each other at the same distance as the thickness of the mother board 1. ) Between the multiple wiring boards 9 and moving the belt in one direction to apply pressure to the mother board 1 from the upper and lower belts.

この多数個取り配線基板9によれば、配線基板領域2の境界2aに、平面視で配線基板領域2の境界2aの長さ方向に延びる直線状の、上端部および下端部がV字状である空間5が設けられていることから、配線基板領域2の境界2aに沿って母基板1に応力等の応力を加えた際に、V字状である空間5の上端部および下端部に応力が集中し、それぞれの端部から母基板1の上面または下面に向かって亀裂が生じる。そして、この亀裂が母基板1の上面や下面に達して母基板1が空間5の上下において破断するため、母基板1を容易に個片に分割することができる。   According to this multi-cavity wiring board 9, the upper end and the lower end of the straight line extending in the length direction of the boundary 2a of the wiring board region 2 in a plan view are V-shaped at the boundary 2a of the wiring board region 2. Since a certain space 5 is provided, when stress such as stress is applied to the mother board 1 along the boundary 2 a of the wiring board region 2, stress is applied to the upper and lower ends of the V-shaped space 5. Concentrate, and cracks are generated from the respective end portions toward the upper surface or the lower surface of the mother substrate 1. And since this crack reaches the upper surface and lower surface of the mother substrate 1 and the mother substrate 1 breaks in the upper and lower portions of the space 5, the mother substrate 1 can be easily divided into individual pieces.

このとき、空間5が直線状で配線基板領域2の境界に沿った直線状のものであるため、配線基板領域2内に亀裂が生じることは抑制され、個片の配線基板における欠けやバリや亀裂等の不具合が発生することは抑制される。   At this time, since the space 5 is linear and is linear along the boundary of the wiring board region 2, the generation of cracks in the wiring board region 2 is suppressed. The occurrence of defects such as cracks is suppressed.

また、この空間5は、母基板1の主面(上面や下面)に露出していないので、例えば無電解めっきの際のめっき液や、その他の異物が内側に入り込むことはない。そのため、無電解めっきの際の金属成分等の異物が個片の配線基板(図示せず)の側面となる空間5の内側面に付着することを効果的に防止することができる。したがって、母基板1の分割を容易としながら、無電解めっきの際の金属成分の付着等の付着を防止することが可能な多数個取り配線基板9を提供することができる。   Moreover, since this space 5 is not exposed to the main surface (upper surface or lower surface) of the mother substrate 1, for example, a plating solution and other foreign matters at the time of electroless plating do not enter inside. Therefore, it is possible to effectively prevent foreign matters such as metal components during electroless plating from adhering to the inner surface of the space 5 which is the side surface of the individual wiring board (not shown). Therefore, it is possible to provide a multi-piece wiring substrate 9 that can prevent the adhesion of the metal component during the electroless plating while facilitating the division of the mother substrate 1.

空間5について、上記のような無電解めっき液からの金属成分の付着等を防止する効果を得る上では、空間5が母基板1の内部にあれば(表面に露出していなければ)よく、その上端や下端、および長さ方向の両端から母基板1の表面までの距離については特に制限はない。   In order to obtain the effect of preventing the adhesion of the metal component from the electroless plating solution as described above for the space 5, it is sufficient that the space 5 is inside the mother substrate 1 (if it is not exposed to the surface), There are no particular restrictions on the distance from the upper and lower ends and the lengthwise ends to the surface of the mother board 1.

このような空間5は、例えば、母基板1となるセラミックグリーンシートのうち配線基板領域2の境界2aに、切断刃を備えた金型を用いる打ち抜き加工等の加工を施して直線状の打ち抜き部分または切り込み部分(図示せず)を設けておくことにより形成することができる。すなわち、複数のセラミックグリーンシートを、このような打ち抜き部分および切り込み部分が上下に連続するように(切り込み部分が最も上または下になるように)位置合わせして積層すれば、複数の絶縁層の間で打ち抜き部分が上下に連なって、母基板1の内部に空間5が形成される。   Such a space 5 is formed by, for example, performing a punching process using a die provided with a cutting blade on the boundary 2a of the wiring board region 2 of the ceramic green sheet to be the mother board 1 to form a linear punching portion. Or it can form by providing the notch part (not shown). That is, if a plurality of ceramic green sheets are aligned and stacked such that such punched portions and cut portions are continuous in the vertical direction (the cut portions are at the top or bottom), a plurality of insulating layers are formed. The space 5 is formed inside the mother board 1 with the punched portions continuous vertically.

また、空間5について、縦断面における上端部および下端部をそれぞれV字状とするには、例えば、空間5を構成する上記の打ち抜き部分のうち、最上層および最下層となるものについては縦断面がV字状である刃を用いて、V字状の切り込み部分が設けられる程度としておくようにすればよい。図1に示す例では、最上層および最下層の絶縁層(セラミックグリーンシート)にそれぞれ空間5の上端部および下端部が位置しており、その最上層および最下層の厚み方向の途中まで、空間5を構成するV字(逆V字)状の切り込み部分が設けられている。   Moreover, in order to make the upper end part and lower end part in a longitudinal cross-section about the space 5 into V shape, for example, about the thing which becomes the uppermost layer and the lowest layer among said punching parts which comprise the space 5, a longitudinal cross-section A V-shaped blade may be used so that a V-shaped cut portion is provided. In the example shown in FIG. 1, the upper end portion and the lower end portion of the space 5 are positioned in the uppermost layer and the lowermost insulating layer (ceramic green sheet), respectively, and the uppermost layer and the lowermost layer are halfway in the thickness direction. A V-shaped (reverse V-shaped) cut-out portion constituting 5 is provided.

この場合、空間5の上端部や下端部を、母基板1を構成する絶縁層のうち最上層や最下層以外の層に位置させるようにしてもよく、その最上層や最下層以外の絶縁層に、縦断面がV字状である打ち抜き部分を設けて、空間5の上端部や下端部をV字状とするようにしてもよい。このような例は、例えば、絶縁層の1層当たりの厚さが35μm程度と薄いときに、加工や積層を容易とする上で有利である。   In this case, the upper end portion and the lower end portion of the space 5 may be positioned in a layer other than the uppermost layer and the lowermost layer among the insulating layers constituting the mother substrate 1, and the insulating layers other than the uppermost layer and the lowermost layer. In addition, a punched portion having a V-shaped longitudinal section may be provided so that the upper end portion and the lower end portion of the space 5 have a V shape. Such an example is advantageous for facilitating processing and lamination when, for example, the thickness of each insulating layer is as thin as about 35 μm.

なお、上記のような方法で、配線基板領域2の境界2aにおいてセラミックグリーンシートを打ち抜いて空間5を母基板1に設ける場合には、空間5が母基板1に縦横に並んでいるので、配線基板領域2に対応した部分毎に母基板1となるセラミックグリーンシートが分かれてしまう層が生じる。そのため、この場合には、生産性や上下の位置合わせ精度等を考慮して、セラミックグリーンシートに対する打ち抜き加工と、そのセラミックグリーンシートを下層の他のセラミックグリーンシートに積層する加工とを併せて(1つの加工工程で)行なうことが好ましい。これについては、例えば、下層のセラミックグリーンシートを積層用の台板上に位置決めして載せておき、その上に打ち抜き加工用の金型をセットして上層のセラミックグリーンシートに対する打ち抜き加工を行なうようにすればよい。このようにすれば、打ち抜き加工を施した上層のセラミックグリーンシート(配線基板領域2毎に分かれたもの)を、そのまま下層のセラミックグリーンシートの所定位置に加圧して積層することができる。   When the space 5 is provided in the mother board 1 by punching out the ceramic green sheet at the boundary 2a of the wiring board region 2 by the method as described above, the spaces 5 are arranged vertically and horizontally on the mother board 1. A layer in which the ceramic green sheet to be the mother substrate 1 is separated at each portion corresponding to the substrate region 2 is generated. Therefore, in this case, in consideration of productivity, vertical alignment accuracy, etc., the punching process for the ceramic green sheet and the process of laminating the ceramic green sheet on the other ceramic green sheet are combined ( Preferably it is done in one processing step). For this, for example, a lower ceramic green sheet is positioned and placed on a base plate for stacking, and a punching die is set on the ceramic green sheet to perform a punching process on the upper ceramic green sheet. You can do it. In this way, the upper layer ceramic green sheet subjected to the punching process (separated for each wiring board region 2) can be laminated by pressing it as it is at a predetermined position of the lower layer ceramic green sheet.

空間5について、V字状の上端部および下端部それぞれの先端角(空間5の縦断面において空間5の側面同士のなす角)は、使用する母基板1の材料や厚さ、絶縁層1の厚さ、応力を加える方向等に応じて適宜設定すればよい。   Regarding the space 5, the tip angles of the V-shaped upper end portion and the lower end portion (the angle formed by the side surfaces of the space 5 in the longitudinal section of the space 5) are the material and thickness of the mother substrate 1 to be used, and the insulating layer 1. What is necessary is just to set suitably according to thickness, the direction which applies stress, etc.

例えば、母基板1が、ホウケイ酸ガラス成分を約20質量%以上含有し、セラミック成分として酸化アルミニウムを含有するガラスセラミック焼結体からなり、厚みが約0.5mm〜2.5mm程度の場合であれば、先端角は約20〜45度程度が適している。この範囲であれば、空間5のV字状の上端部や下端部において効果的に応力を集中させることができ、その応力による亀裂の発生を容易にすることができる。   For example, if the mother substrate 1 is made of a glass ceramic sintered body containing about 20% by mass or more of a borosilicate glass component and containing aluminum oxide as a ceramic component, the thickness is about 0.5 mm to 2.5 mm. A tip angle of about 20 to 45 degrees is suitable. If it is this range, stress can be effectively concentrated in the V-shaped upper end part and lower end part of the space 5, and the crack generation by the stress can be facilitated.

具体的に、上記組成のガラスセラミック焼結体からなる母基板1を用いた多数個取り配線基板9について、空間5を設けたときの個片への分割の容易さ、および個片の配線基板における側面への異物付着の有無を確認した例を挙げる。この例において、母基板1の厚さは約1.5mmであった。また、分割溝5は、母基板1の上面および下面からそれぞれ約0.12mmの位置に上端および下端が位置し、幅が約0.1mmで、V字状の部分の長さが上端部および下端部ともに約0.2mmであり、先端角が上下ともに約25度であった。また、各配線基板領域2の平面視したときの寸法は約2.5mm×3.5mmで、母基板1に15×10個の配列で縦横の並びに配列し、各配線基板領域2の表面に配線導体3を形成した。この多数個取り配線基板9について、無電解めっき法で配線導体3にニッケルめっきを施した後、前述したような上下に対向し合う一対のベルトを用いた方法で個片への分割を行なったところ、バリや欠けや亀裂等の発生および付着の発生は、個片の配線基板1500個中で0個であった。   Specifically, with respect to the multi-piece wiring board 9 using the mother board 1 made of the glass ceramic sintered body having the above composition, the ease of division into pieces when the space 5 is provided, and the piece of wiring board The example which confirmed the presence or absence of the foreign material adhering to the side in FIG. In this example, the thickness of the mother board 1 was about 1.5 mm. Further, the dividing groove 5 has an upper end and a lower end at a position of about 0.12 mm from the upper surface and the lower surface of the mother board 1, respectively, a width of about 0.1 mm, and the length of the V-shaped portion is the upper end and the lower end. Both were about 0.2 mm, and the tip angle was about 25 degrees both vertically. In addition, the dimensions of each wiring board region 2 in plan view are about 2.5 mm × 3.5 mm, and are arranged vertically and horizontally in a matrix of 15 × 10 on the mother board 1, and wiring conductors are arranged on the surface of each wiring board area 2. 3 was formed. The multi-piece wiring board 9 was subjected to nickel plating on the wiring conductor 3 by an electroless plating method, and then divided into pieces by a method using a pair of belts facing each other as described above. However, the occurrence of burrs, chips, cracks, and the like and the occurrence of adhesion were 0 in 1500 pieces of wiring boards.

また、この具体例との比較のために、母基板の主面に分割溝を設けた従来技術の多数個取り配線基板(図示せず)についても、空間5を設けずに分割溝を設けた点以外は上記の具体例と同様の条件で作製し、無電解めっきを施した後に個片に分割した。その結果、個片の配線基板1500個においてバリや欠けや亀裂等の発生は0個であったものの、2個において側面に斑点状の異物付着が見られた。この付着した異物は、波長分散型X線分光分析によりニッケルであることを確認した。   In addition, for comparison with this specific example, the conventional multi-cavity wiring board (not shown) provided with the dividing groove on the main surface of the mother board is also provided with the dividing groove without providing the space 5. Except for the point, it was produced under the same conditions as in the above specific example, and after electroless plating, it was divided into pieces. As a result, there were no burrs, chippings, cracks, or the like in 1500 pieces of the wiring board, but spotted foreign substances adhered to the side surfaces in two pieces. This adhered foreign matter was confirmed to be nickel by wavelength dispersive X-ray spectroscopic analysis.

また、空間5は、例えば図1に示すような、縦断面における中間部で幅が一定であるものに限らず、例えば図2(a)および(b)に示すような形状でもよい。図2(a)および(b)は、それぞれ本発明の多数個取り配線基板9の実施の形態の他の例を示す要部拡大断面図である。図2において図1と同様の部位には同様の符号を付している。   Further, the space 5 is not limited to a space having a constant width at an intermediate portion in the longitudinal section as shown in FIG. 1, for example, and may have a shape as shown in FIGS. 2 (a) and 2 (b), for example. FIGS. 2A and 2B are enlarged cross-sectional views of the main part showing another example of the embodiment of the multi-piece wiring board 9 of the present invention. In FIG. 2, the same parts as those in FIG.

図2(a)に示す例は、空間5の縦断面が四角形状(菱形状や正方形状等)であり、その対角線が母基板1の厚み方向と平行になるように配置された例である。このような例は、母基板1の厚みが例えば0.5mm程度と薄い場合や絶縁層の数が少ない場合等の、図1のような空間5を設けることが難しい場合に適している。   The example shown in FIG. 2A is an example in which the vertical cross section of the space 5 has a quadrangular shape (rhombus shape, square shape, etc.), and the diagonal line is arranged in parallel with the thickness direction of the mother substrate 1. . Such an example is suitable when it is difficult to provide the space 5 as shown in FIG. 1 such as when the thickness of the mother substrate 1 is as thin as about 0.5 mm or when the number of insulating layers is small.

図2(b)に示す例は、縦断面の中間部の一部において空間5の幅が狭くなっている例である。このように空間5の幅を中間部の一部において狭くした場合には、母基板1の機械的な強度が低くなり過ぎることを防止したり、母基板1の内部に配線導体3を形成するためのスペースをより広く確保したりする上で効果がある。   The example shown in FIG. 2B is an example in which the width of the space 5 is narrow in a part of the middle part of the longitudinal section. Thus, when the width of the space 5 is narrowed in a part of the intermediate portion, the mechanical strength of the mother board 1 is prevented from becoming too low, or the wiring conductor 3 is formed inside the mother board 1. It is effective in securing a wider space for the purpose.

また、空間5は、配線基板領域2の境界において、例えば配線基板領域2内に亀裂が入り込むようなことを防止しながら母基板1を破断させることができるような範囲であれば、平面視で部分的に幅が変化しているようなものでもよい。この場合には、空間5が平面視で配線基板領域2内に入り込まないようにする必要がある。また、母基板1の配線基板領域2同士の間に一定の幅で、破断のための捨て代となる帯状のスペース(図示せず)を確保して、このスペース内に空間5が収まるようにしてもよい。   In addition, the space 5 can be seen in a plan view as long as the mother board 1 can be broken at the boundary of the wiring board area 2 while preventing cracks from entering the wiring board area 2, for example. It may be such that the width is partially changed. In this case, it is necessary to prevent the space 5 from entering the wiring board region 2 in plan view. In addition, a band-like space (not shown) is provided between the wiring board regions 2 of the mother board 1 with a certain width and used as a discard margin for breaking, so that the space 5 can be accommodated in this space. May be.

また、空間5は、配線基板領域2の境界2aの全長において容易に母基板1を破断させることができるようにするために、配線基板領域2の境界2aの全長にわたって設けられていることが好ましい。すなわち、母基板1は、空間5が設けられている部分においては、その空間5の上下方向に、応力により破断させることが容易であるものの、その空間5の長さ方向の端より外側では、母基板1の機械的な強度が比較的大きくなるために破断させることが難しくなる傾向があり、その強度が比較的大きい部分を破断させる際に、母基板1により大きな応力が作用して、破断面に亀裂や欠けやバリ等を生じる可能性がある。これに対して、空間5を配線基板領域2の境界2aの全長にわたって設けておけば、分割された個片の配線基板に亀裂や欠けやバリ等の不具合が生じることを効果的に抑制することができる。   The space 5 is preferably provided over the entire length of the boundary 2a of the wiring board region 2 so that the mother board 1 can be easily broken along the entire length of the boundary 2a of the wiring board region 2. . That is, the mother board 1 can be easily broken by stress in the vertical direction of the space 5 in the portion where the space 5 is provided, but outside the end in the length direction of the space 5, Since the mechanical strength of the mother board 1 is relatively large, it tends to be difficult to break. When a portion having a relatively large strength is broken, a large stress acts on the mother board 1 to cause breakage. Cracks, chips, burrs, etc. may occur in the cross section. On the other hand, if the space 5 is provided over the entire length of the boundary 2a of the wiring board region 2, it is possible to effectively suppress the occurrence of defects such as cracks, chips and burrs in the divided wiring board. Can do.

なお、空間5を配線基板領域2の境界2aの全長にわたって設ける場合には、配線基板領域2を取り囲むダミー領域4を母基板1の外周に設けておけば、空間5の端が露出しないようにすることができる。   When the space 5 is provided over the entire length of the boundary 2a of the wiring board area 2, if the dummy area 4 surrounding the wiring board area 2 is provided on the outer periphery of the mother board 1, the end of the space 5 is not exposed. can do.

また、この多数個取り配線基板9において、母基板1の外周に配線基板領域2を取り囲む枠状のダミー領域4が設けられており、空間5の端がダミー領域4内に位置している場合には、配線基板領域2の境界2aにおける母基板1の破断をより容易とするために空間5を配線基板領域2の境界2aの全長にわたるように形成することが容易であり、配線基板領域2の境界2aの全長にわたって、より容易に母基板1を分割することができる。   Further, in the multi-piece wiring board 9, a frame-like dummy area 4 surrounding the wiring board area 2 is provided on the outer periphery of the mother board 1, and the end of the space 5 is located in the dummy area 4. In order to make it easier to break the mother board 1 at the boundary 2 a of the wiring board region 2, it is easy to form the space 5 so as to extend over the entire length of the boundary 2 a of the wiring board area 2. The mother substrate 1 can be more easily divided along the entire length of the boundary 2a.

この場合、空間5の端がダミー領域4内に位置しているので、空間5の端部分において母基板1を破断させる亀裂の進行方向が母基板1の主面に真っ直ぐ向かう方向から多少配線基板領域2側にずれたとしても、この亀裂に伴って個片の配線基板に亀裂や欠けやバリ等の不具合が生じることは効果的に抑制される。そのため、個片の配線基板への分割がより容易で確実な多数個取り配線基板9とすることができる。   In this case, since the end of the space 5 is located in the dummy region 4, the wiring board is somewhat slightly away from the direction in which the progress direction of the crack that breaks the mother board 1 at the end of the space 5 goes straight to the main surface of the mother board 1. Even if it shifts to the region 2 side, it is possible to effectively suppress the occurrence of defects such as cracks, chippings and burrs in the individual wiring board due to the crack. Therefore, the multi-piece wiring board 9 can be easily and surely divided into individual wiring boards.

この場合、ダミー領域4の幅は、例えば隣接する配線基板領域2の幅の約1.5〜2倍程度に設定すればよい。このダミー領域4内に、配線基板領域2の端から配線基板領域2の幅程度の長さで入った位置まで空間5を延長しておけば、亀裂が配線基板領域2内に入り込むことを効果的に抑制することができる。   In this case, the width of the dummy region 4 may be set to about 1.5 to 2 times the width of the adjacent wiring board region 2, for example. If the space 5 is extended into the dummy area 4 from the end of the wiring board area 2 to a position about the width of the wiring board area 2, it is effective that cracks enter the wiring board area 2. Can be suppressed.

なお、このようにダミー領域4内に空間5を延長する場合には、生産性等を考慮して、空間5を配線基板領域2の境界における縦断面の形状および寸法のままでダミー領域4内に延長すればよい。   When the space 5 is extended in the dummy region 4 in this way, the space 5 remains in the dummy region 4 while maintaining the shape and size of the longitudinal section at the boundary of the wiring board region 2 in consideration of productivity and the like. You can extend to

また、空間5は、例えば図3(a)に示すように、その上端および下端が絶縁層の層間に位置していないことが好ましい。空間5の上端や下端が、例えば図3(b)に示すように絶縁層の層間に位置していると、多数個取り配線基板9(母基板1)を分割する際に、この上端や下端で発生した亀裂が機械的な強度が比較的低い絶縁層の層間に沿って進行し、個片の配線基板にバリや欠けや亀裂等の不具合を生じさせる可能性がある。なお、図3(a)および(b)は、それぞれ本発明の多数個取り配線基板9における空間5の好適な例を説明するための要部拡大断面図である。図3において図1と同様の部位には同様の符号を付している。   Moreover, it is preferable that the upper end and the lower end of the space 5 are not located between the insulating layers, for example, as shown in FIG. If the upper and lower ends of the space 5 are positioned between the insulating layers as shown in FIG. 3B, for example, the upper and lower ends are divided when dividing the multi-chip wiring board 9 (mother board 1). The cracks generated in (1) may progress along the interlayer of the insulating layer having a relatively low mechanical strength, which may cause defects such as burrs, chips and cracks in the individual wiring board. FIGS. 3A and 3B are enlarged cross-sectional views of main parts for explaining a preferred example of the space 5 in the multi-piece wiring board 9 of the present invention. In FIG. 3, the same parts as those in FIG.

1・・・母基板
2・・・配線基板領域
2a・・配線基板領域の境界
3・・・配線導体
4・・・ダミー領域
5・・・空間
9・・・多数個取り配線基板
DESCRIPTION OF SYMBOLS 1 ... Mother board 2 ... Wiring board area | region 2a .. Border 3 of wiring board area | region ... Wiring conductor 4 ... Dummy area | region 5 ... Space 9 ... Multi-piece wiring board

Claims (2)

母基板に複数の配線基板領域が縦横の並びに配列形成され、前記配線基板領域の境界において厚み方向に破断して分割される多数個取り配線基板であって、前記配線基板領域の境界における前記母基板の内部に、平面視で前記配線基板領域の境界の長さ方向に延びる直線状の、縦断面における上端部および下端部のそれぞれがV字状である空間が設けられていることを特徴とする多数個取り配線基板。 A plurality of wiring board regions are arranged in a matrix on the mother board, arranged in rows and columns, and broken and divided in the thickness direction at the boundary of the wiring board region, wherein the mother board at the boundary of the wiring board region A linear space extending in the longitudinal direction of the boundary of the wiring board region in plan view is provided inside the substrate, and each of the upper end portion and the lower end portion in the longitudinal section is V-shaped. Multi-cavity wiring board. 前記母基板の外周に前記配線基板領域を取り囲む枠状のダミー領域が設けられており、前記空間の端が前記ダミー領域内に位置していることを特徴とする請求項1記載の多数個取り配線基板。 2. The multi-piece manufacturing method according to claim 1, wherein a frame-like dummy area surrounding the wiring board area is provided on an outer periphery of the mother board, and an end of the space is located in the dummy area. Wiring board.
JP2009016258A 2009-01-28 2009-01-28 Multiple wiring board Expired - Fee Related JP5197407B2 (en)

Priority Applications (1)

Application Number Priority Date Filing Date Title
JP2009016258A JP5197407B2 (en) 2009-01-28 2009-01-28 Multiple wiring board

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
JP2009016258A JP5197407B2 (en) 2009-01-28 2009-01-28 Multiple wiring board

Publications (2)

Publication Number Publication Date
JP2010177320A true JP2010177320A (en) 2010-08-12
JP5197407B2 JP5197407B2 (en) 2013-05-15

Family

ID=42707990

Family Applications (1)

Application Number Title Priority Date Filing Date
JP2009016258A Expired - Fee Related JP5197407B2 (en) 2009-01-28 2009-01-28 Multiple wiring board

Country Status (1)

Country Link
JP (1) JP5197407B2 (en)

Cited By (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
CN109661108A (en) * 2018-12-29 2019-04-19 广东科翔电子科技有限公司 A kind of special type step ladder PCB method for processing forming

Citations (3)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPH08213720A (en) * 1995-02-06 1996-08-20 Ricoh Co Ltd Wiring board
JP2001308528A (en) * 2000-04-25 2001-11-02 Kyocera Corp Method for manufacturing wiring board
WO2008018227A1 (en) * 2006-08-07 2008-02-14 Murata Manufacturing Co., Ltd. Method of producing multilayer ceramic substrate

Patent Citations (3)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPH08213720A (en) * 1995-02-06 1996-08-20 Ricoh Co Ltd Wiring board
JP2001308528A (en) * 2000-04-25 2001-11-02 Kyocera Corp Method for manufacturing wiring board
WO2008018227A1 (en) * 2006-08-07 2008-02-14 Murata Manufacturing Co., Ltd. Method of producing multilayer ceramic substrate

Cited By (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
CN109661108A (en) * 2018-12-29 2019-04-19 广东科翔电子科技有限公司 A kind of special type step ladder PCB method for processing forming

Also Published As

Publication number Publication date
JP5197407B2 (en) 2013-05-15

Similar Documents

Publication Publication Date Title
JP5383407B2 (en) Multi-wiring board
JP5197407B2 (en) Multiple wiring board
JP5738109B2 (en) Multiple wiring board
JP5046625B2 (en) Multiple wiring board
JP5956185B2 (en) Multiple wiring board
JP4458974B2 (en) Multiple wiring board
JP2013207204A (en) Wiring mother board
JP4272550B2 (en) Multiple wiring board
JP5893967B2 (en) Multiple wiring board
JP5673123B2 (en) Module substrate and module substrate manufacturing method
JP2011176020A (en) Multi-piece wiring board and method of manufacturing the same
JP5546352B2 (en) Multiple wiring board
JP6193702B2 (en) Multiple wiring board
JP2010056498A (en) Multi-piece wiring substrate
JP6114102B2 (en) Multi-wiring board
JP2005340562A (en) Multiple patterning substrate
JP2011176254A (en) Multiple patterning wiring board and method of manufacturing the same
JP4738220B2 (en) Multiple wiring board
JP4772730B2 (en) Multiple wiring board, wiring board, and electronic device
JP3798992B2 (en) Multi-cavity ceramic wiring board
JP5791450B2 (en) Multi-cavity wiring board and wiring board
JP2010135714A (en) Multiple patterning wiring substrate and method of manufacturing the same, and wiring substrate and method of manufacturing the same
JP5574901B2 (en) Multiple wiring board
JP2004023051A (en) Multi-wiring board
JP2011029468A (en) Multiple-pattern wiring board

Legal Events

Date Code Title Description
A621 Written request for application examination

Free format text: JAPANESE INTERMEDIATE CODE: A621

Effective date: 20110818

A131 Notification of reasons for refusal

Free format text: JAPANESE INTERMEDIATE CODE: A131

Effective date: 20120710

A977 Report on retrieval

Free format text: JAPANESE INTERMEDIATE CODE: A971007

Effective date: 20120712

A521 Written amendment

Free format text: JAPANESE INTERMEDIATE CODE: A523

Effective date: 20120903

TRDD Decision of grant or rejection written
A01 Written decision to grant a patent or to grant a registration (utility model)

Free format text: JAPANESE INTERMEDIATE CODE: A01

Effective date: 20130108

A61 First payment of annual fees (during grant procedure)

Free format text: JAPANESE INTERMEDIATE CODE: A61

Effective date: 20130205

FPAY Renewal fee payment (event date is renewal date of database)

Free format text: PAYMENT UNTIL: 20160215

Year of fee payment: 3

R150 Certificate of patent or registration of utility model

Ref document number: 5197407

Country of ref document: JP

Free format text: JAPANESE INTERMEDIATE CODE: R150

Free format text: JAPANESE INTERMEDIATE CODE: R150

LAPS Cancellation because of no payment of annual fees