JP2009537899A - 制御情報、読み出しデータおよび／または書き込みデータにおけるエラーを検出および識別するシステム - Google Patents

制御情報、読み出しデータおよび／または書き込みデータにおけるエラーを検出および識別するシステム Download PDF

Info

Publication number
JP2009537899A
JP2009537899A JP2009511054A JP2009511054A JP2009537899A JP 2009537899 A JP2009537899 A JP 2009537899A JP 2009511054 A JP2009511054 A JP 2009511054A JP 2009511054 A JP2009511054 A JP 2009511054A JP 2009537899 A JP2009537899 A JP 2009537899A
Authority
JP
Japan
Prior art keywords
code
integrated circuit
control information
circuit
read data
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Pending
Application number
JP2009511054A
Other languages
English (en)
Japanese (ja)
Other versions
JP2009537899A5 (enExample
Inventor
シャエファー，イアン
ハンペル，クレイグ
Original Assignee
ラムバス・インコーポレーテッド
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by ラムバス・インコーポレーテッド filed Critical ラムバス・インコーポレーテッド
Publication of JP2009537899A publication Critical patent/JP2009537899A/ja
Publication of JP2009537899A5 publication Critical patent/JP2009537899A5/ja
Pending legal-status Critical Current

Links

Images

Classifications

    • G—PHYSICS
    • G11—INFORMATION STORAGE
    • G11C—STATIC STORES
    • G11C29/00—Checking stores for correct operation ; Subsequent repair; Testing stores during standby or offline operation
    • G11C29/04—Detection or location of defective memory elements, e.g. cell constructio details, timing of test signals
    • G11C29/08—Functional testing, e.g. testing during refresh, power-on self testing [POST] or distributed testing
    • G11C29/12—Built-in arrangements for testing, e.g. built-in self testing [BIST] or interconnection details
    • G11C29/38—Response verification devices
    • G11C29/42—Response verification devices using error correcting codes [ECC] or parity check
    • G—PHYSICS
    • G06—COMPUTING OR CALCULATING; COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F11/00—Error detection; Error correction; Monitoring
    • G06F11/07—Responding to the occurrence of a fault, e.g. fault tolerance
    • G06F11/08—Error detection or correction by redundancy in data representation, e.g. by using checking codes
    • G06F11/10—Adding special bits or symbols to the coded information, e.g. parity check, casting out 9's or 11's
    • G06F11/1004—Adding special bits or symbols to the coded information, e.g. parity check, casting out 9's or 11's to protect a block of data words, e.g. CRC or checksum

Landscapes

  • Engineering & Computer Science (AREA)
  • General Engineering & Computer Science (AREA)
  • Theoretical Computer Science (AREA)
  • Computer Security & Cryptography (AREA)
  • Quality & Reliability (AREA)
  • Physics & Mathematics (AREA)
  • General Physics & Mathematics (AREA)
  • Techniques For Improving Reliability Of Storages (AREA)
  • Dram (AREA)
JP2009511054A 2006-05-18 2007-05-16 制御情報、読み出しデータおよび／または書き込みデータにおけるエラーを検出および識別するシステム Pending JP2009537899A (ja)

Applications Claiming Priority (2)

Application Number Priority Date Filing Date Title
US11/436,284 US20070271495A1 (en) 2006-05-18 2006-05-18 System to detect and identify errors in control information, read data and/or write data
PCT/US2007/011733 WO2007136655A2 (en) 2006-05-18 2007-05-16 System to detect and identify errors in control information, read data and/or write data

Publications (2)

Publication Number Publication Date
JP2009537899A true JP2009537899A (ja) 2009-10-29
JP2009537899A5 JP2009537899A5 (enExample) 2010-09-02

Family

ID=38713304

Family Applications (1)

Application Number Title Priority Date Filing Date
JP2009511054A Pending JP2009537899A (ja) 2006-05-18 2007-05-16 制御情報、読み出しデータおよび／または書き込みデータにおけるエラーを検出および識別するシステム

Country Status (5)

Country Link
US (2) US20070271495A1 (enExample)
EP (1) EP2024834A2 (enExample)
JP (1) JP2009537899A (enExample)
KR (1) KR20090028538A (enExample)
WO (1) WO2007136655A2 (enExample)

Cited By (4)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JP2010501098A (ja) * 2006-08-14 2010-01-14 クゥアルコム・インコーポレイテッド マルチランクメモリサブシステムにおいて共用バス割込みの共同シグナリングを可能にする方法および装置
JP2013546025A (ja) * 2010-11-30 2013-12-26 エーティーアイ・テクノロジーズ・ユーエルシー 静的フレームを提供するための方法および装置
JP2014182675A (ja) * 2013-03-21 2014-09-29 Nec Corp 入出力処理装置、アドレス正当性検証方法およびアドレス正当性検証用プログラム
JP2015146554A (ja) * 2014-02-04 2015-08-13 富士通株式会社 情報処理装置、情報処理システム及び障害検出方法

Families Citing this family (57)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US7562285B2 (en) 2006-01-11 2009-07-14 Rambus Inc. Unidirectional error code transfer for a bidirectional data link
US8352805B2 (en) * 2006-05-18 2013-01-08 Rambus Inc. Memory error detection
WO2008127458A2 (en) 2006-12-06 2008-10-23 Fusion Multisystems, Inc. (Dba Fusion-Io) Apparatus, system, and method for a shared, front-end, distributed raid
KR100847560B1 (ko) * 2006-12-11 2008-07-21 삼성전자주식회사 다운로드되는 펌웨어의 오류 정정을 위한 회로 및 방법
US7925931B1 (en) * 2006-12-13 2011-04-12 Nvidia Corporation System and method of handling erroneous data in computer systems
US7836226B2 (en) 2007-12-06 2010-11-16 Fusion-Io, Inc. Apparatus, system, and method for coordinating storage requests in a multi-processor/multi-thread environment
US9519540B2 (en) 2007-12-06 2016-12-13 Sandisk Technologies Llc Apparatus, system, and method for destaging cached data
WO2009108562A2 (en) 2008-02-25 2009-09-03 Rambus Inc. Code-assisted error-detection technique
JP2009223827A (ja) * 2008-03-18 2009-10-01 Toshiba Corp 情報記憶媒体及び情報記憶媒体処理装置
US7895493B2 (en) * 2008-04-28 2011-02-22 International Business Machines Corporation Bus failure management method and system
US8572459B2 (en) * 2008-10-16 2013-10-29 Codman Neuro Sciences Sárl Insuring proper communication with chosen implant among multiple implants in proximity to one another
US8464130B2 (en) * 2008-12-08 2013-06-11 Globalfoundries Inc. Memory device and method thereof
CN102257573B (zh) * 2008-12-18 2014-11-05 考文森智财管理公司 错误检测方法和包括一个或多个存储器设备的系统
US20100180183A1 (en) * 2009-01-12 2010-07-15 Macronix International Co., Ltd. Circuit for reducing the read disturbance in memory
US20100262773A1 (en) 2009-04-08 2010-10-14 Google Inc. Data striping in a flash memory data storage device
US8433845B2 (en) 2009-04-08 2013-04-30 Google Inc. Data storage device which serializes memory device ready/busy signals
US9565036B2 (en) * 2009-06-30 2017-02-07 Rambus Inc. Techniques for adjusting clock signals to compensate for noise
KR101027682B1 (ko) * 2009-07-01 2011-04-12 주식회사 하이닉스반도체 반도체 메모리 장치 및 그 데이터 기입 방법
US8464145B2 (en) * 2009-07-16 2013-06-11 Cypress Semiconductor Corporation Serial interface devices, systems and methods
US8307270B2 (en) * 2009-09-03 2012-11-06 International Business Machines Corporation Advanced memory device having improved performance, reduced power and increased reliability
US8930779B2 (en) 2009-11-20 2015-01-06 Rambus Inc. Bit-replacement technique for DRAM error correction
US8381059B2 (en) 2010-02-17 2013-02-19 Micron Technology, Inc. Error correction and recovery in chained memory architectures
US20120011423A1 (en) * 2010-07-10 2012-01-12 Mehdi Entezari Silent error detection in sram-based fpga devices
KR101719395B1 (ko) * 2010-07-13 2017-03-23 샌디스크 테크놀로지스 엘엘씨 백-엔드 메모리 시스템 인터페이스를 동적으로 최적화하는 방법
US9069688B2 (en) 2011-04-15 2015-06-30 Sandisk Technologies Inc. Dynamic optimization of back-end memory system interface
US8464135B2 (en) 2010-07-13 2013-06-11 Sandisk Technologies Inc. Adaptive flash interface
KR20120011491A (ko) * 2010-07-29 2012-02-08 주식회사 하이닉스반도체 반도체 시스템 및 그 데이터 트래이닝 방법
US8644104B2 (en) 2011-01-14 2014-02-04 Rambus Inc. Memory system components that support error detection and correction
US9141527B2 (en) * 2011-02-25 2015-09-22 Intelligent Intellectual Property Holdings 2 Llc Managing cache pools
WO2012151001A1 (en) 2011-04-30 2012-11-08 Rambus Inc. Configurable, error-tolerant memory control
JP6370528B2 (ja) 2011-09-30 2018-08-08 ラムバス・インコーポレーテッド メモリデバイス群間でのチェックビットメモリデバイスの共有
US9251086B2 (en) 2012-01-24 2016-02-02 SanDisk Technologies, Inc. Apparatus, system, and method for managing a cache
US9094839B2 (en) * 2012-03-13 2015-07-28 Verizon Patent And Licensing Inc. Evolved packet core (EPC) network error mapping
US9059862B2 (en) 2012-03-13 2015-06-16 Verizon Patent And Licensing Inc. Evolved packet core (EPC) network failure prevention
KR101984902B1 (ko) 2012-09-14 2019-05-31 삼성전자 주식회사 단방향의 리턴 클락 신호를 사용하는 임베디드 멀티미디어 카드, 이를 제어하는 호스트, 및 이들을 포함하는 임베디드 멀티미디어 카드 시스템의 동작 방법
WO2014074390A1 (en) 2012-11-06 2014-05-15 Rambus Inc. Memory repair using external tags
KR102035108B1 (ko) * 2013-05-20 2019-10-23 에스케이하이닉스 주식회사 반도체 시스템
US10198314B2 (en) 2013-05-23 2019-02-05 Rambus Inc. Memory device with in-system repair capability
KR102061178B1 (ko) * 2013-06-19 2019-12-31 에스케이하이닉스 주식회사 반도체 장치 및 그를 이용한 반도체 시스템
WO2015041701A1 (en) 2013-09-23 2015-03-26 Hewlett-Packard Development Company, L.P. Validate written data
US9384128B2 (en) 2014-04-18 2016-07-05 SanDisk Technologies, Inc. Multi-level redundancy code for non-volatile memory controller
US9979416B2 (en) 2014-12-10 2018-05-22 Rambus Inc. Memory controller and method of data bus inversion using an error detection correction code
CN107924369B (zh) * 2015-09-11 2021-08-31 东芝存储器株式会社 存储器装置
US10305495B2 (en) * 2016-10-06 2019-05-28 Analog Devices, Inc. Phase control of clock signal based on feedback
US10176886B1 (en) * 2017-07-07 2019-01-08 Seagate Technology Llc Multi-level data block error detection code
US10678636B2 (en) * 2018-02-28 2020-06-09 Intel Corporation Techniques for detecting and correcting errors in data
EP3776207B1 (en) 2018-03-26 2023-08-09 Rambus Inc. Command/address channel error detection
US10990463B2 (en) 2018-03-27 2021-04-27 Samsung Electronics Co., Ltd. Semiconductor memory module and memory system including the same
KR102549584B1 (ko) 2018-03-27 2023-06-30 삼성전자주식회사 메모리 모듈을 포함하는 메모리 시스템, 메모리 모듈, 그리고 메모리 모듈의 동작 방법
GB2577120B (en) * 2018-09-14 2022-06-01 Siemens Ind Software Inc Error detection within an integrated circuit chip
US11354064B2 (en) * 2018-12-26 2022-06-07 Micron Technology, Inc. Detection of illegal commands
KR20200106730A (ko) * 2019-03-05 2020-09-15 에스케이하이닉스 주식회사 반도체칩
US12147302B2 (en) * 2019-11-15 2024-11-19 Intel Corporation Systems and methods for error detection and control for embedded memory and compute elements
KR20210147131A (ko) * 2020-05-27 2021-12-07 삼성전자주식회사 반도체 메모리 모듈을 액세스하는 방법
CN113407372B (zh) * 2021-06-01 2023-10-20 中国科学院计算技术研究所 一种独立于操作系统的计算机系统内存检测方法及系统
US12019512B2 (en) * 2022-06-01 2024-06-25 Micron Technology, Inc. System and method to control memory error detection with automatic disabling
US12385975B1 (en) * 2024-02-13 2025-08-12 Ampere Computing Llc Integrated circuits including error protection of fields in transferred information and field-based error signals and related methods

Citations (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US20060098320A1 (en) * 2004-11-05 2006-05-11 Tsutomu Koga Storage control device and method for detecting write errors to storage media

Family Cites Families (97)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US3893072A (en) * 1973-08-03 1975-07-01 Int Data Sciences Inc Error correction system
US4054911A (en) * 1976-06-03 1977-10-18 Idr, Inc. Information retrieval system for providing downstream loading of remote data and processing control thereof
JPS598852B2 (ja) * 1979-07-30 1984-02-28 富士通株式会社 エラ−処理方式
JPS6051749B2 (ja) * 1979-08-31 1985-11-15 富士通株式会社 エラ−訂正方式
US4527237A (en) * 1979-10-11 1985-07-02 Nanodata Computer Corporation Data processing system
US4363125A (en) * 1979-12-26 1982-12-07 International Business Machines Corporation Memory readback check method and apparatus
US4369510A (en) * 1980-07-25 1983-01-18 Honeywell Information Systems Inc. Soft error rewrite control system
US4597084A (en) * 1981-10-01 1986-06-24 Stratus Computer, Inc. Computer memory apparatus
US4468731A (en) * 1981-12-15 1984-08-28 Honeywell Information Systems Inc. Identification apparatus for use in a controller to facilitate the diagnosis of faults
US4543628A (en) * 1983-01-28 1985-09-24 Digital Equipment Corporation Bus for data processing system with fault cycle operation
US4535455A (en) * 1983-03-11 1985-08-13 At&T Bell Laboratories Correction and monitoring of transient errors in a memory system
US4604750A (en) * 1983-11-07 1986-08-05 Digital Equipment Corporation Pipeline error correction
US4596014A (en) * 1984-02-21 1986-06-17 Foster Wheeler Energy Corporation I/O rack addressing error detection for process control
US4888773A (en) * 1988-06-15 1989-12-19 International Business Machines Corporation Smart memory card architecture and interface
US4920539A (en) * 1988-06-20 1990-04-24 Prime Computer, Inc. Memory error correction system
US5218691A (en) * 1988-07-26 1993-06-08 Disk Emulation Systems, Inc. Disk emulation system
US4970714A (en) * 1989-01-05 1990-11-13 International Business Machines Corp. Adaptive data link protocol
KR930008050B1 (ko) * 1990-02-16 1993-08-25 가부시끼가이샤 히다찌세이사꾸쇼 원칩 마이크로프로세서 및 그 버스시스템
US5173905A (en) * 1990-03-29 1992-12-22 Micron Technology, Inc. Parity and error correction coding on integrated circuit addresses
US5450609A (en) * 1990-11-13 1995-09-12 Compaq Computer Corp. Drive array performance monitor
EP0503545B1 (en) * 1991-03-08 1997-06-11 Matsushita Electric Industrial Co., Ltd. Data transfer device
US5392302A (en) * 1991-03-13 1995-02-21 Quantum Corp. Address error detection technique for increasing the reliability of a storage subsystem
EP0547769B1 (en) * 1991-12-18 1999-10-13 Sun Microsystems, Inc. Write overlap with overwrite prevention
JP3178909B2 (ja) * 1992-01-10 2001-06-25 株式会社東芝 半導体メモリ装置
US5341251A (en) * 1992-02-28 1994-08-23 Ampex Systems Corporation Data recording system having longitudinal tracks with recordable segments
US5404361A (en) * 1992-07-27 1995-04-04 Storage Technology Corporation Method and apparatus for ensuring data integrity in a dynamically mapped data storage subsystem
US5379415A (en) * 1992-09-29 1995-01-03 Zitel Corporation Fault tolerant memory system
US5751932A (en) * 1992-12-17 1998-05-12 Tandem Computers Incorporated Fail-fast, fail-functional, fault-tolerant multiprocessor system
US5914953A (en) * 1992-12-17 1999-06-22 Tandem Computers, Inc. Network message routing using routing table information and supplemental enable information for deadlock prevention
US5588112A (en) * 1992-12-30 1996-12-24 Digital Equipment Corporation DMA controller for memory scrubbing
US5488691A (en) * 1993-11-17 1996-01-30 International Business Machines Corporation Memory card, computer system and method of operation for differentiating the use of read-modify-write cycles in operating and initializaiton modes
US5655113A (en) * 1994-07-05 1997-08-05 Monolithic System Technology, Inc. Resynchronization circuit for a memory system and method of operating same
US5490153A (en) * 1994-08-04 1996-02-06 International Business Machines Corporation Recovery of lost frames in a communication link
US6038679A (en) * 1994-11-30 2000-03-14 International Business Machines Corporation Adaptive data recovery method and apparatus
US5729550A (en) * 1995-03-24 1998-03-17 Hitachi, Ltd. Data transmitter-receiver
US6330688B1 (en) * 1995-10-31 2001-12-11 Intel Corporation On chip error correction for devices in a solid state drive
US5841795A (en) * 1996-02-12 1998-11-24 Compaq Computer Corporation Error correction codes
DE59711793D1 (de) * 1996-05-31 2004-08-26 Siemens Ag Verfahren zur rechnergestützten rücksignalisierung in einem automatischen wiederholungs-anforderungs-verfahren
US5923682A (en) * 1997-01-29 1999-07-13 Micron Technology, Inc. Error correction chip for memory applications
US6003151A (en) * 1997-02-04 1999-12-14 Mediatek Inc. Error correction and detection system for mass storage controller
JP3222083B2 (ja) * 1997-03-21 2001-10-22 沖電気工業株式会社 共有メモリ制御装置
US6189123B1 (en) * 1997-03-26 2001-02-13 Telefonaktiebolaget Lm Ericsson Method and apparatus for communicating a block of digital information between a sending and a receiving station
DE19736434C3 (de) * 1997-08-21 2002-08-22 Nokia Mobile Phones Ltd Verfahren und Vorrichtungen zur Erkennung der Position von in einem seriellen Datenempfangsstrom liegenden Datenpaketen
US6208663B1 (en) * 1997-08-29 2001-03-27 Telefonaktiebolaget Lm Ericsson (Publ) Method and system for block ARQ with reselection of FEC coding and/or modulation
US5987628A (en) * 1997-11-26 1999-11-16 Intel Corporation Method and apparatus for automatically correcting errors detected in a memory subsystem
US6125470A (en) * 1997-12-10 2000-09-26 National Semiconductor Corporation Distributive encoder for encoding error signals which represent signal peak errors in data signals for correcting erroneous signal baseline conditions
US6009542A (en) * 1998-03-31 1999-12-28 Quantum Corporation Method for preventing transfer of data to corrupt addresses
JP2000048496A (ja) * 1998-07-31 2000-02-18 Nec Corp 光ディスク記録再生方法及び装置並びに光ディスク記録再生プログラムを記録した媒体
US6367048B1 (en) * 1998-11-16 2002-04-02 Mcauliffe Richard Method and apparatus for logically rejecting previously recorded track residue from magnetic media
FI106493B (fi) * 1999-02-09 2001-02-15 Nokia Mobile Phones Ltd Menetelmä ja järjestelmä pakettimuotoisen datan luotettavaksi siirtämiseksi
US6397365B1 (en) * 1999-05-18 2002-05-28 Hewlett-Packard Company Memory error correction using redundant sliced memory and standard ECC mechanisms
TW512320B (en) * 1999-09-10 2002-12-01 Matsushita Electric Industrial Co Ltd Signal processing device
US6308294B1 (en) * 1999-11-17 2001-10-23 Motorola, Inc. Adaptive hybrid ARQ using turbo code structure
US6625749B1 (en) * 1999-12-21 2003-09-23 Intel Corporation Firmware mechanism for correcting soft errors
GB2362729B (en) * 1999-12-23 2004-02-11 St Microelectronics Sa Memory access debug facility
JP3839215B2 (ja) * 2000-03-14 2006-11-01 株式会社日立製作所 誤り検出・訂正方法、計算機システムの主記憶制御装置、及び計算機システム
US6507928B1 (en) * 2000-03-17 2003-01-14 Stmicroelectronics, Inc. Processor cache system with parity protection and method of operation
JP3595495B2 (ja) * 2000-07-27 2004-12-02 Ｎｅｃマイクロシステム株式会社 半導体記憶装置
JP2002216325A (ja) * 2001-01-17 2002-08-02 Hitachi Ltd 複合型磁気ヘッド、これを用いた磁気ディスク装置及び磁気ディスク装置の制御方法
US6883130B2 (en) * 2001-05-24 2005-04-19 Telefonaktiebolaget Lm Ericsson (Publ) Enhanced and adaptive error detection in digital communications
US6745364B2 (en) * 2001-06-28 2004-06-01 Microsoft Corporation Negotiated/dynamic error correction for streamed media
US6760814B2 (en) * 2001-12-17 2004-07-06 Lsi Logic Corporation Methods and apparatus for loading CRC values into a CRC cache in a storage controller
US6990604B2 (en) * 2001-12-28 2006-01-24 Storage Technology Corporation Virtual storage status coalescing with a plurality of physical storage devices
US6792501B2 (en) * 2002-01-31 2004-09-14 Phision Electronic Corp Universal serial bus flash memory integrated circuit device
KR20040080928A (ko) * 2002-01-31 2004-09-20 마츠시타 덴끼 산교 가부시키가이샤 정보 처리 장치, 메모리 관리 장치, 메모리 관리 방법, 및정보 처리 방법
US6941493B2 (en) * 2002-02-27 2005-09-06 Sun Microsystems, Inc. Memory subsystem including an error detection mechanism for address and control signals
NO322192B1 (no) * 2002-06-18 2006-08-28 Thin Film Electronics Asa Fremgangsmate til fremstilling av elektrodelag av ferroelektriske minneceller i en ferroelektrisk minneinnretning, samt ferroelektrisk minneinnretning
JP4042961B2 (ja) * 2002-08-27 2008-02-06 富士フイルム株式会社 記録媒体カートリッジおよびその記録再生装置
CN100405340C (zh) * 2002-08-30 2008-07-23 松下电器产业株式会社 流数据处理装置
US20040088497A1 (en) * 2002-11-06 2004-05-06 Deans Russell C. Methods and apparatus for exchanging data using cyclic redundancy check codes
IL154346A (en) * 2003-02-06 2010-06-16 Eyal Cohen Method and system for protecting against illegal copy and/or use of digital content stored on optical or other media
JP4299558B2 (ja) * 2003-03-17 2009-07-22 株式会社ルネサステクノロジ 情報記憶装置および情報処理システム
US7234099B2 (en) * 2003-04-14 2007-06-19 International Business Machines Corporation High reliability memory module with a fault tolerant address and command bus
US20040237001A1 (en) * 2003-05-21 2004-11-25 Sun Microsystems, Inc. Memory integrated circuit including an error detection mechanism for detecting errors in address and control signals
KR100555502B1 (ko) * 2003-06-26 2006-03-03 삼성전자주식회사 하드디스크 드라이브의 최적화 방법, 이에 적합한 장치 및기록 매체
JP4391170B2 (ja) * 2003-09-05 2009-12-24 株式会社日立製作所 データ転送装置の制御方法、データ転送回路、及びディスクアレイ装置
IES20030722A2 (en) * 2003-10-01 2005-04-06 Yqa Now Ltd A data storage device
US7200770B2 (en) * 2003-12-31 2007-04-03 Hewlett-Packard Development Company, L.P. Restoring access to a failed data storage device in a redundant memory system
WO2005076203A1 (ja) * 2004-02-03 2005-08-18 Matsushita Electric Industrial Co., Ltd. メモリカード及びデータ処理装置並びにメモリカードの制御方法及び設定方法
JP4397770B2 (ja) * 2004-09-17 2010-01-13 富士通株式会社 記憶媒体制御装置、記憶媒体制御方法および記憶媒体制御プログラム
US20060077750A1 (en) * 2004-10-07 2006-04-13 Dell Products L.P. System and method for error detection in a redundant memory system
JP4303187B2 (ja) * 2004-11-10 2009-07-29 富士通株式会社 プログラム、記憶制御方法及び記憶装置
JP2006164465A (ja) * 2004-12-10 2006-06-22 Fujitsu Ltd 光学的記憶装置、光記憶媒体の記録方法及びプログラム
US7831882B2 (en) * 2005-06-03 2010-11-09 Rambus Inc. Memory system with error detection and retry modes of operation
US7519894B2 (en) * 2005-06-14 2009-04-14 Infineon Technologies Ag Memory device with error correction code module
JP4409483B2 (ja) * 2005-06-30 2010-02-03 富士通株式会社 ストレージシステム、ストレージ制御装置及びストレージ制御方法
JP4884721B2 (ja) * 2005-08-22 2012-02-29 株式会社日立製作所 記憶装置のフォーマットを不要としたストレージシステム及び記憶制御方法
US7523381B2 (en) * 2005-09-01 2009-04-21 Micron Technology, Inc. Non-volatile memory with error detection
US7774761B2 (en) * 2005-12-27 2010-08-10 International Business Machines Corporation Use of memory watch points and a debugger to improve analysis of runtime memory access errors
US7562285B2 (en) * 2006-01-11 2009-07-14 Rambus Inc. Unidirectional error code transfer for a bidirectional data link
KR100829562B1 (ko) * 2006-08-25 2008-05-14 삼성전자주식회사 기판 접합 구조를 갖는 반도체 레이저 다이오드 및 그제조방법
US7836386B2 (en) * 2006-09-27 2010-11-16 Qimonda Ag Phase shift adjusting method and circuit
US7949931B2 (en) * 2007-01-02 2011-05-24 International Business Machines Corporation Systems and methods for error detection in a memory system
JP2009009407A (ja) * 2007-06-28 2009-01-15 Hitachi Ltd 暗号機能を備えたストレージシステム及びデータ保証方法
US8042023B2 (en) * 2008-01-14 2011-10-18 Qimonda Ag Memory system with cyclic redundancy check
US8086783B2 (en) * 2009-02-23 2011-12-27 International Business Machines Corporation High availability memory system
US20110246857A1 (en) * 2010-04-02 2011-10-06 Samsung Electronics Co., Ltd. Memory system and method

Patent Citations (2)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US20060098320A1 (en) * 2004-11-05 2006-05-11 Tsutomu Koga Storage control device and method for detecting write errors to storage media
JP2006134064A (ja) * 2004-11-05 2006-05-25 Hitachi Ltd 記憶メディアへの書込みエラーを検出する記憶制御装置及び方法

Cited By (4)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JP2010501098A (ja) * 2006-08-14 2010-01-14 クゥアルコム・インコーポレイテッド マルチランクメモリサブシステムにおいて共用バス割込みの共同シグナリングを可能にする方法および装置
JP2013546025A (ja) * 2010-11-30 2013-12-26 エーティーアイ・テクノロジーズ・ユーエルシー 静的フレームを提供するための方法および装置
JP2014182675A (ja) * 2013-03-21 2014-09-29 Nec Corp 入出力処理装置、アドレス正当性検証方法およびアドレス正当性検証用プログラム
JP2015146554A (ja) * 2014-02-04 2015-08-13 富士通株式会社 情報処理装置、情報処理システム及び障害検出方法

Also Published As

Publication number Publication date
WO2007136655A3 (en) 2008-02-21
KR20090028538A (ko) 2009-03-18
EP2024834A2 (en) 2009-02-18
US20080163007A1 (en) 2008-07-03
US7836378B2 (en) 2010-11-16
WO2007136655A2 (en) 2007-11-29
US20070271495A1 (en) 2007-11-22

Similar Documents

Publication Publication Date Title
US7836378B2 (en) System to detect and identify errors in control information, read data and/or write data
US12298848B2 (en) Memory error detection
JP5039061B2 (ja) メモリトランザクション再生メカニズム
EP3279798B1 (en) System including hierarchical memory modules having different types of integrated circuit memory devices
US8145868B2 (en) Method and system for providing frame start indication in a memory system having indeterminate read data latency
US8392796B2 (en) Reliability, availability, and serviceability solution for memory technology
US20080235485A1 (en) ECC implementation in non-ECC components
US20110246857A1 (en) Memory system and method
TW201015291A (en) Cyclical redundancy code for use in a high-speed serial link
CN114365225A (zh) 具有系统ecc的存储器
US7428689B2 (en) Data memory system and method for transferring data into a data memory
CN114627954A (zh) Ddr双列直插式存储模块、存储系统及其操作方法
EP3907613A1 (en) Reduced error correction code for dual channel ddr dynamic random-access memory
CN116069548A (zh) 存储器装置、存储器模块和存储器控制器的操作方法
US12026050B2 (en) DDR DIMM, memory system and operation method thereof
US20250103424A1 (en) Circuit element link training in a memory device

Legal Events

Date Code Title Description
A621 Written request for application examination

Free format text: JAPANESE INTERMEDIATE CODE: A621

Effective date: 20100514

A521 Request for written amendment filed

Free format text: JAPANESE INTERMEDIATE CODE: A523

Effective date: 20100716

A131 Notification of reasons for refusal

Free format text: JAPANESE INTERMEDIATE CODE: A131

Effective date: 20120613

A02 Decision of refusal

Free format text: JAPANESE INTERMEDIATE CODE: A02

Effective date: 20121105