JP2009527816A5 - - Google Patents

Download PDF

Info

Publication number
JP2009527816A5
JP2009527816A5 JP2008555372A JP2008555372A JP2009527816A5 JP 2009527816 A5 JP2009527816 A5 JP 2009527816A5 JP 2008555372 A JP2008555372 A JP 2008555372A JP 2008555372 A JP2008555372 A JP 2008555372A JP 2009527816 A5 JP2009527816 A5 JP 2009527816A5
Authority
JP
Japan
Prior art keywords
computer
general
processing system
data
processor
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Pending
Application number
JP2008555372A
Other languages
English (en)
Japanese (ja)
Other versions
JP2009527816A (ja
Filing date
Publication date
Priority claimed from US11/355,513 external-priority patent/US7904695B2/en
Priority claimed from US11/355,495 external-priority patent/US7904615B2/en
Priority claimed from US11/441,818 external-priority patent/US7934075B2/en
Priority claimed from US11/441,812 external-priority patent/US7913069B2/en
Priority claimed from US11/441,784 external-priority patent/US7752422B2/en
Application filed filed Critical
Priority claimed from PCT/US2007/004083 external-priority patent/WO2007098026A2/en
Publication of JP2009527816A publication Critical patent/JP2009527816A/ja
Publication of JP2009527816A5 publication Critical patent/JP2009527816A5/ja
Pending legal-status Critical Current

Links

JP2008555372A 2006-02-16 2007-02-16 コンピュータへの入力を監視する方法および装置 Pending JP2009527816A (ja)

Applications Claiming Priority (8)

Application Number Priority Date Filing Date Title
US11/355,513 US7904695B2 (en) 2006-02-16 2006-02-16 Asynchronous power saving computer
US11/355,495 US7904615B2 (en) 2006-02-16 2006-02-16 Asynchronous computer communication
US78826506P 2006-03-31 2006-03-31
US79734506P 2006-05-03 2006-05-03
US11/441,818 US7934075B2 (en) 2006-02-16 2006-05-26 Method and apparatus for monitoring inputs to an asyncrhonous, homogenous, reconfigurable computer array
US11/441,812 US7913069B2 (en) 2006-02-16 2006-05-26 Processor and method for executing a program loop within an instruction word
US11/441,784 US7752422B2 (en) 2006-02-16 2006-05-26 Execution of instructions directly from input source
PCT/US2007/004083 WO2007098026A2 (en) 2006-02-16 2007-02-16 Method and apparatus for monitoring inputs to a computer

Publications (2)

Publication Number Publication Date
JP2009527816A JP2009527816A (ja) 2009-07-30
JP2009527816A5 true JP2009527816A5 (enExample) 2010-04-08

Family

ID=38066677

Family Applications (3)

Application Number Title Priority Date Filing Date
JP2008555353A Pending JP2009527808A (ja) 2006-02-16 2007-02-16 マイクロループコンピュータ命令
JP2008555372A Pending JP2009527816A (ja) 2006-02-16 2007-02-16 コンピュータへの入力を監視する方法および装置
JP2008555354A Pending JP2009527809A (ja) 2006-02-16 2007-02-16 入力ソースから直接の命令の実行

Family Applications Before (1)

Application Number Title Priority Date Filing Date
JP2008555353A Pending JP2009527808A (ja) 2006-02-16 2007-02-16 マイクロループコンピュータ命令

Family Applications After (1)

Application Number Title Priority Date Filing Date
JP2008555354A Pending JP2009527809A (ja) 2006-02-16 2007-02-16 入力ソースから直接の命令の実行

Country Status (7)

Country Link
EP (3) EP1821200B1 (enExample)
JP (3) JP2009527808A (enExample)
KR (3) KR20090017390A (enExample)
AT (2) ATE495491T1 (enExample)
DE (1) DE602007011841D1 (enExample)
TW (3) TW200809609A (enExample)
WO (3) WO2007098005A2 (enExample)

Families Citing this family (4)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
WO2020220935A1 (zh) * 2019-04-27 2020-11-05 中科寒武纪科技股份有限公司 运算装置
US11841822B2 (en) * 2019-04-27 2023-12-12 Cambricon Technologies Corporation Limited Fractal calculating device and method, integrated circuit and board card
US11960438B2 (en) 2020-09-08 2024-04-16 Rambus Inc. Methods and circuits for streaming data to processing elements in stacked processor-plus-memory architecture
GB2609243B (en) * 2021-07-26 2024-03-06 Advanced Risc Mach Ltd A data processing apparatus and method for transmitting triggered instructions between processing elements

Family Cites Families (22)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US3757306A (en) * 1971-08-31 1973-09-04 Texas Instruments Inc Computing systems cpu
EP0227319A3 (en) * 1985-12-26 1989-11-02 Analog Devices, Inc. Instruction cache memory
JPS62180456A (ja) * 1986-02-03 1987-08-07 Nippon Telegr & Teleph Corp <Ntt> 並列計算機の信号バイパス方式
US4868745A (en) * 1986-05-30 1989-09-19 Hewlett-Packard Company Data processing system and method for the direct and indirect execution of uniformly structured object types
CA2019299C (en) * 1989-06-22 2002-01-15 Steven Frank Multiprocessor system with multiple instruction sources
US5440749A (en) 1989-08-03 1995-08-08 Nanotronics Corporation High performance, low cost microprocessor architecture
EP0428770B1 (de) * 1989-11-21 1995-02-01 Deutsche ITT Industries GmbH Datengesteuerter Arrayprozessor
US5390304A (en) * 1990-09-28 1995-02-14 Texas Instruments, Incorporated Method and apparatus for processing block instructions in a data processor
US5434989A (en) * 1991-02-19 1995-07-18 Matsushita Electric Industrial Co., Ltd. Cache memory for efficient access with address selectors
JP3102594B2 (ja) * 1991-02-19 2000-10-23 松下電器産業株式会社 キャッシュメモリ装置
JPH04367936A (ja) * 1991-06-17 1992-12-21 Mitsubishi Electric Corp スーパースカラープロセッサ
JPH0863355A (ja) * 1994-08-18 1996-03-08 Mitsubishi Electric Corp プログラム制御装置及びプログラム制御方法
US5680597A (en) * 1995-01-26 1997-10-21 International Business Machines Corporation System with flexible local control for modifying same instruction partially in different processor of a SIMD computer system to execute dissimilar sequences of instructions
US5727194A (en) 1995-06-07 1998-03-10 Hitachi America, Ltd. Repeat-bit based, compact system and method for implementing zero-overhead loops
US5752259A (en) * 1996-03-26 1998-05-12 Advanced Micro Devices, Inc. Instruction cache configured to provide instructions to a microprocessor having a clock cycle time less than a cache access time of said instruction cache
EP0992894A1 (en) * 1998-10-06 2000-04-12 Texas Instruments Inc. Apparatus and method for loop execution
JP3344345B2 (ja) * 1998-12-15 2002-11-11 日本電気株式会社 共有メモリ型ベクトル処理システムとその制御方法及びベクトル処理の制御プログラムを格納する記憶媒体
GB2370381B (en) * 2000-12-19 2003-12-24 Picochip Designs Ltd Processor architecture
US6938253B2 (en) * 2001-05-02 2005-08-30 Portalplayer, Inc. Multiprocessor communication system and method
WO2003019356A1 (en) 2001-08-22 2003-03-06 Adelante Technologies B.V. Pipelined processor and instruction loop execution method
JP3509023B2 (ja) * 2002-06-26 2004-03-22 沖電気工業株式会社 ループ制御回路及びループ制御方法
JP4610218B2 (ja) 2004-03-30 2011-01-12 ルネサスエレクトロニクス株式会社 情報処理装置

Similar Documents

Publication Publication Date Title
US10942737B2 (en) Method, device and system for control signalling in a data path module of a data stream processing engine
EP3896574A1 (en) System and method for computing
US9405552B2 (en) Method, device and system for controlling execution of an instruction sequence in a data stream accelerator
US10970192B2 (en) Debugging support unit for microprocessor
US5752071A (en) Function coprocessor
CN104866443B (zh) 可中断存储独占
CN104221005B (zh) 用于从多线程发送请求至加速器的机制
US10705993B2 (en) Programming and controlling compute units in an integrated circuit
US8719463B2 (en) Processor with tightly coupled smart memory unit
US11093276B2 (en) System and method for batch accessing
US8332564B2 (en) Data processing apparatus and method for connection to interconnect circuitry
CN103793263A (zh) 一种基于PowerPC处理器的DMA事务级建模方法
JP2009527815A5 (enExample)
JP2009527816A5 (enExample)
CN105824604B (zh) 多输入多输出处理器流水线数据同步装置及方法
US8843728B2 (en) Processor for enabling inter-sequencer communication following lock competition and accelerator registration
Leibson et al. Configurable processors: a new era in chip design
US8176303B2 (en) Multiprocessor communication device and methods thereof
CN118171711A (zh) 一种指令调度方法、系统、存储介质和电子设备
JP4975586B2 (ja) 複数本のシーケンスプログラムを並列して実行可能なプログラマブルコントローラ
JP2006515446A (ja) 関連アプリケーションを相互参照するカルテシアンコントローラを有するデータ処理システム
CN110245096B (zh) 一种实现处理器直接连接扩展计算模块的方法
WO2009154692A3 (en) Method and apparatus for loading data and instructions into a computer
Fei et al. Using active cache to solve the bottleneck of bus in the parallel Radar signal process system
CN100409221C (zh) 具有笛卡尔控制器的数据处理系统以及处理数据的方法