JP2009527815A5 - - Google Patents

Download PDF

Info

Publication number
JP2009527815A5
JP2009527815A5 JP2008555371A JP2008555371A JP2009527815A5 JP 2009527815 A5 JP2009527815 A5 JP 2009527815A5 JP 2008555371 A JP2008555371 A JP 2008555371A JP 2008555371 A JP2008555371 A JP 2008555371A JP 2009527815 A5 JP2009527815 A5 JP 2009527815A5
Authority
JP
Japan
Prior art keywords
program
computer
execution
receiving
instructions
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Pending
Application number
JP2008555371A
Other languages
English (en)
Japanese (ja)
Other versions
JP2009527815A (ja
Filing date
Publication date
Priority claimed from US11/355,495 external-priority patent/US7904615B2/en
Priority claimed from US11/355,513 external-priority patent/US7904695B2/en
Priority claimed from US11/441,818 external-priority patent/US7934075B2/en
Priority claimed from US11/441,812 external-priority patent/US7913069B2/en
Priority claimed from US11/441,784 external-priority patent/US7752422B2/en
Priority claimed from US11/653,187 external-priority patent/US7966481B2/en
Application filed filed Critical
Priority claimed from PCT/US2007/004082 external-priority patent/WO2007098025A2/en
Publication of JP2009527815A publication Critical patent/JP2009527815A/ja
Publication of JP2009527815A5 publication Critical patent/JP2009527815A5/ja
Pending legal-status Critical Current

Links

JP2008555371A 2006-02-16 2007-02-16 高められた動作効率を有するコンピュータシステム Pending JP2009527815A (ja)

Applications Claiming Priority (11)

Application Number Priority Date Filing Date Title
US11/355,495 US7904615B2 (en) 2006-02-16 2006-02-16 Asynchronous computer communication
US11/355,513 US7904695B2 (en) 2006-02-16 2006-02-16 Asynchronous power saving computer
US78826506P 2006-03-31 2006-03-31
US79734506P 2006-05-03 2006-05-03
US11/441,818 US7934075B2 (en) 2006-02-16 2006-05-26 Method and apparatus for monitoring inputs to an asyncrhonous, homogenous, reconfigurable computer array
US11/441,812 US7913069B2 (en) 2006-02-16 2006-05-26 Processor and method for executing a program loop within an instruction word
US11/441,784 US7752422B2 (en) 2006-02-16 2006-05-26 Execution of instructions directly from input source
US81808406P 2006-06-30 2006-06-30
US84949806P 2006-09-29 2006-09-29
US11/653,187 US7966481B2 (en) 2006-02-16 2007-01-12 Computer system and method for executing port communications without interrupting the receiving computer
PCT/US2007/004082 WO2007098025A2 (en) 2006-02-16 2007-02-16 Computer system with increased operating efficiency

Publications (2)

Publication Number Publication Date
JP2009527815A JP2009527815A (ja) 2009-07-30
JP2009527815A5 true JP2009527815A5 (enExample) 2010-04-08

Family

ID=38134104

Family Applications (1)

Application Number Title Priority Date Filing Date
JP2008555371A Pending JP2009527815A (ja) 2006-02-16 2007-02-16 高められた動作効率を有するコンピュータシステム

Country Status (4)

Country Link
EP (1) EP1821211A3 (enExample)
JP (1) JP2009527815A (enExample)
KR (1) KR20090016644A (enExample)
WO (1) WO2007098025A2 (enExample)

Families Citing this family (8)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US7937557B2 (en) 2004-03-16 2011-05-03 Vns Portfolio Llc System and method for intercommunication between computers in an array
US7904615B2 (en) 2006-02-16 2011-03-08 Vns Portfolio Llc Asynchronous computer communication
US7617383B2 (en) 2006-02-16 2009-11-10 Vns Portfolio Llc Circular register arrays of a computer
US20080270751A1 (en) * 2007-04-27 2008-10-30 Technology Properties Limited System and method for processing data in a pipeline of computers
US7555637B2 (en) 2007-04-27 2009-06-30 Vns Portfolio Llc Multi-port read/write operations based on register bits set for indicating select ports and transfer directions
US20080282062A1 (en) * 2007-05-07 2008-11-13 Montvelishsky Michael B Method and apparatus for loading data and instructions into a computer
US8010815B2 (en) 2008-05-01 2011-08-30 International Business Machines Corporation Computational device power-savings
KR100944932B1 (ko) 2009-02-27 2010-03-02 삼성전기주식회사 안테나가 내장된 이동통신 단말기 케이스 및 그 제조방법, 이동통신 단말기

Family Cites Families (11)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPS6412339A (en) * 1987-07-06 1989-01-17 Oki Electric Ind Co Ltd Forth machine
CA2019299C (en) * 1989-06-22 2002-01-15 Steven Frank Multiprocessor system with multiple instruction sources
EP0428770B1 (de) * 1989-11-21 1995-02-01 Deutsche ITT Industries GmbH Datengesteuerter Arrayprozessor
US6381682B2 (en) * 1998-06-10 2002-04-30 Compaq Information Technologies Group, L.P. Method and apparatus for dynamically sharing memory in a multiprocessor system
JP3344345B2 (ja) * 1998-12-15 2002-11-11 日本電気株式会社 共有メモリ型ベクトル処理システムとその制御方法及びベクトル処理の制御プログラムを格納する記憶媒体
SE514785C2 (sv) * 1999-01-18 2001-04-23 Axis Ab Processor och metod för att exekvera instruktioner från flera instruktionskällor
GB2370381B (en) * 2000-12-19 2003-12-24 Picochip Designs Ltd Processor architecture
US6938253B2 (en) 2001-05-02 2005-08-30 Portalplayer, Inc. Multiprocessor communication system and method
JP2003044292A (ja) * 2001-08-02 2003-02-14 Kyushu Univ 多重並行処理装置、多重並行処理方法及びコンピュータによって実行される多重並行処理プログラム
US6948040B2 (en) * 2002-05-17 2005-09-20 Samsung Electronics Co., Ltd. System and method for synchronizing a plurality of processors in a processor array
US7613900B2 (en) * 2003-03-31 2009-11-03 Stretch, Inc. Systems and methods for selecting input/output configuration in an integrated circuit

Similar Documents

Publication Publication Date Title
US10877766B2 (en) Embedded scheduling of hardware resources for hardware acceleration
JP4128956B2 (ja) デュアル・インライン・メモリモジュール・フォーマットにおいて一連のマルチアダプティブプロセッサを採用したクラスタ型コンピュータ用スイッチ／ネットワークアダプタポート
JP2009527815A5 (enExample)
US20220229795A1 (en) Low latency and highly programmable interrupt controller unit
US10409744B1 (en) Low-latency wake-up in a peripheral device
CN110119304B (zh) 一种中断处理方法、装置及服务器
US10296356B2 (en) Implementation of reset functions in an SoC virtualized device
US10705993B2 (en) Programming and controlling compute units in an integrated circuit
KR20100053593A (ko) 컴퓨터 시스템에서 다른 프로세서들에 대한 시스템 관리 인터럽트들을 방송하기 위한 메커니즘
US11093245B2 (en) Computer system and memory access technology
TW201032055A (en) Technique for communicating interrupts in a computer system
US20240256283A1 (en) Computing architecture
US10853255B2 (en) Apparatus and method of optimizing memory transactions to persistent memory using an architectural data mover
CN100533417C (zh) 片上系统的数据传输方法及直接存储器访问控制器
KR102815744B1 (ko) 직렬로 연결된 전자 장치들 사이에서 컴플리션을 조기에 전송하기 위한 컴퓨팅 시스템
US20250199973A1 (en) Networking switch and method with direct memory access based link control
KR20140108861A (ko) 도메인 사이의 메모리 복사를 위한 방법 및 장치
JP7156781B2 (ja) 電子機器及びその動作方法
JP2009527816A5 (enExample)
CN117632256A (zh) 用于处置多元件处理器中的断点的装置及方法
CN117632790A (zh) 可变执行时间原子操作
CN117435548A (zh) 用于硬件组件之间的通信的方法和系统
Zhao et al. A PCIe-Based Inter-Processor Messaging Architecture
CN106547719A (zh) 一种系统通信和控制处理同步方法
CN103853692A (zh) 一种基于中断判断机制的多处理器数据通讯方法