KR20090016644A - 동작 효율성을 증가시킨 컴퓨터 시스템 - Google Patents

동작 효율성을 증가시킨 컴퓨터 시스템 Download PDF

Info

Publication number
KR20090016644A
KR20090016644A KR1020077009922A KR20077009922A KR20090016644A KR 20090016644 A KR20090016644 A KR 20090016644A KR 1020077009922 A KR1020077009922 A KR 1020077009922A KR 20077009922 A KR20077009922 A KR 20077009922A KR 20090016644 A KR20090016644 A KR 20090016644A
Authority
KR
South Korea
Prior art keywords
processor
input
processors
port
register
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Withdrawn
Application number
KR1020077009922A
Other languages
English (en)
Korean (ko)
Inventor
찰스 에이치. 무어
제프리 아서 폭스
존 더블유. 리블
Original Assignee
브이엔에스 포트폴리오 엘엘씨
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Priority claimed from US11/355,513 external-priority patent/US7904695B2/en
Priority claimed from US11/355,495 external-priority patent/US7904615B2/en
Priority claimed from US11/441,818 external-priority patent/US7934075B2/en
Priority claimed from US11/441,812 external-priority patent/US7913069B2/en
Priority claimed from US11/441,784 external-priority patent/US7752422B2/en
Priority claimed from US11/653,187 external-priority patent/US7966481B2/en
Application filed by 브이엔에스 포트폴리오 엘엘씨 filed Critical 브이엔에스 포트폴리오 엘엘씨
Publication of KR20090016644A publication Critical patent/KR20090016644A/ko
Withdrawn legal-status Critical Current

Links

Images

Classifications

    • GPHYSICS
    • G06COMPUTING OR CALCULATING; COUNTING
    • G06FELECTRIC DIGITAL DATA PROCESSING
    • G06F15/00Digital computers in general; Data processing equipment in general
    • G06F15/76Architectures of general purpose stored program computers
    • G06F15/80Architectures of general purpose stored program computers comprising an array of processing units with common control, e.g. single instruction multiple data processors
    • G06F15/8007Architectures of general purpose stored program computers comprising an array of processing units with common control, e.g. single instruction multiple data processors single instruction multiple data [SIMD] multiprocessors
    • G06F15/8015One dimensional arrays, e.g. rings, linear arrays, buses
    • GPHYSICS
    • G06COMPUTING OR CALCULATING; COUNTING
    • G06FELECTRIC DIGITAL DATA PROCESSING
    • G06F15/00Digital computers in general; Data processing equipment in general
    • G06F15/16Combinations of two or more digital computers each having at least an arithmetic unit, a program unit and a register, e.g. for a simultaneous processing of several programs
    • G06F15/163Interprocessor communication
    • GPHYSICS
    • G06COMPUTING OR CALCULATING; COUNTING
    • G06FELECTRIC DIGITAL DATA PROCESSING
    • G06F13/00Interconnection of, or transfer of information or other signals between, memories, input/output devices or central processing units
    • GPHYSICS
    • G06COMPUTING OR CALCULATING; COUNTING
    • G06FELECTRIC DIGITAL DATA PROCESSING
    • G06F5/00Methods or arrangements for data conversion without changing the order or content of the data handled
    • GPHYSICS
    • G06COMPUTING OR CALCULATING; COUNTING
    • G06FELECTRIC DIGITAL DATA PROCESSING
    • G06F9/00Arrangements for program control, e.g. control units
    • G06F9/06Arrangements for program control, e.g. control units using stored programs, i.e. using an internal store of processing equipment to receive or retain programs
    • G06F9/30Arrangements for executing machine instructions, e.g. instruction decode

Landscapes

  • Engineering & Computer Science (AREA)
  • Theoretical Computer Science (AREA)
  • Physics & Mathematics (AREA)
  • General Engineering & Computer Science (AREA)
  • General Physics & Mathematics (AREA)
  • Computer Hardware Design (AREA)
  • Software Systems (AREA)
  • Computing Systems (AREA)
  • Multi Processors (AREA)
  • Hardware Redundancy (AREA)
  • Power Sources (AREA)
KR1020077009922A 2006-02-16 2007-02-16 동작 효율성을 증가시킨 컴퓨터 시스템 Withdrawn KR20090016644A (ko)

Applications Claiming Priority (20)

Application Number Priority Date Filing Date Title
US11/355,513 US7904695B2 (en) 2006-02-16 2006-02-16 Asynchronous power saving computer
US11/355,495 2006-02-16
US11/355,513 2006-02-16
US11/355,495 US7904615B2 (en) 2006-02-16 2006-02-16 Asynchronous computer communication
US78826506P 2006-03-31 2006-03-31
US60/788,265 2006-03-31
US79734506P 2006-05-03 2006-05-03
US60/797,345 2006-05-03
US11/441,818 US7934075B2 (en) 2006-02-16 2006-05-26 Method and apparatus for monitoring inputs to an asyncrhonous, homogenous, reconfigurable computer array
US11/441,812 2006-05-26
US11/441,818 2006-05-26
US11/441,784 2006-05-26
US11/441,812 US7913069B2 (en) 2006-02-16 2006-05-26 Processor and method for executing a program loop within an instruction word
US11/441,784 US7752422B2 (en) 2006-02-16 2006-05-26 Execution of instructions directly from input source
US81808406P 2006-06-30 2006-06-30
US60/818,084 2006-06-30
US84949806P 2006-09-29 2006-09-29
US60/849,498 2006-09-29
US11/653,187 2007-01-12
US11/653,187 US7966481B2 (en) 2006-02-16 2007-01-12 Computer system and method for executing port communications without interrupting the receiving computer

Publications (1)

Publication Number Publication Date
KR20090016644A true KR20090016644A (ko) 2009-02-17

Family

ID=38134104

Family Applications (1)

Application Number Title Priority Date Filing Date
KR1020077009922A Withdrawn KR20090016644A (ko) 2006-02-16 2007-02-16 동작 효율성을 증가시킨 컴퓨터 시스템

Country Status (4)

Country Link
EP (1) EP1821211A3 (enExample)
JP (1) JP2009527815A (enExample)
KR (1) KR20090016644A (enExample)
WO (1) WO2007098025A2 (enExample)

Cited By (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
DE102009046679A1 (de) 2009-02-27 2010-10-28 Samsung Electro - Mechanics Co., Ltd., Suwon Gehäuse mit einer eingebetteten Antenne für ein Mobilfunkgerät, Verfahren zum Herstellen desselben und Mobilfunkgerät

Families Citing this family (7)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US7937557B2 (en) 2004-03-16 2011-05-03 Vns Portfolio Llc System and method for intercommunication between computers in an array
US7904615B2 (en) 2006-02-16 2011-03-08 Vns Portfolio Llc Asynchronous computer communication
US7617383B2 (en) 2006-02-16 2009-11-10 Vns Portfolio Llc Circular register arrays of a computer
US20080270751A1 (en) * 2007-04-27 2008-10-30 Technology Properties Limited System and method for processing data in a pipeline of computers
US7555637B2 (en) 2007-04-27 2009-06-30 Vns Portfolio Llc Multi-port read/write operations based on register bits set for indicating select ports and transfer directions
US20080282062A1 (en) * 2007-05-07 2008-11-13 Montvelishsky Michael B Method and apparatus for loading data and instructions into a computer
US8010815B2 (en) 2008-05-01 2011-08-30 International Business Machines Corporation Computational device power-savings

Family Cites Families (11)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPS6412339A (en) * 1987-07-06 1989-01-17 Oki Electric Ind Co Ltd Forth machine
CA2019299C (en) * 1989-06-22 2002-01-15 Steven Frank Multiprocessor system with multiple instruction sources
EP0428770B1 (de) * 1989-11-21 1995-02-01 Deutsche ITT Industries GmbH Datengesteuerter Arrayprozessor
US6381682B2 (en) * 1998-06-10 2002-04-30 Compaq Information Technologies Group, L.P. Method and apparatus for dynamically sharing memory in a multiprocessor system
JP3344345B2 (ja) * 1998-12-15 2002-11-11 日本電気株式会社 共有メモリ型ベクトル処理システムとその制御方法及びベクトル処理の制御プログラムを格納する記憶媒体
SE514785C2 (sv) * 1999-01-18 2001-04-23 Axis Ab Processor och metod för att exekvera instruktioner från flera instruktionskällor
GB2370381B (en) * 2000-12-19 2003-12-24 Picochip Designs Ltd Processor architecture
US6938253B2 (en) 2001-05-02 2005-08-30 Portalplayer, Inc. Multiprocessor communication system and method
JP2003044292A (ja) * 2001-08-02 2003-02-14 Kyushu Univ 多重並行処理装置、多重並行処理方法及びコンピュータによって実行される多重並行処理プログラム
US6948040B2 (en) * 2002-05-17 2005-09-20 Samsung Electronics Co., Ltd. System and method for synchronizing a plurality of processors in a processor array
US7613900B2 (en) * 2003-03-31 2009-11-03 Stretch, Inc. Systems and methods for selecting input/output configuration in an integrated circuit

Cited By (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
DE102009046679A1 (de) 2009-02-27 2010-10-28 Samsung Electro - Mechanics Co., Ltd., Suwon Gehäuse mit einer eingebetteten Antenne für ein Mobilfunkgerät, Verfahren zum Herstellen desselben und Mobilfunkgerät

Also Published As

Publication number Publication date
WO2007098025A3 (en) 2009-01-29
EP1821211A3 (en) 2008-06-18
EP1821211A2 (en) 2007-08-22
JP2009527815A (ja) 2009-07-30
WO2007098025A2 (en) 2007-08-30

Similar Documents

Publication Publication Date Title
US7958333B2 (en) Processor with memory access stage adapted to fetch an instruction of a thread when no memory access operation is detected
CN101454755A (zh) 具有提高的操作效率的计算机系统
KR20090016644A (ko) 동작 효율성을 증가시킨 컴퓨터 시스템
US8825924B2 (en) Asynchronous computer communication
JP2009064411A (ja) データおよび命令をコンピュータにロードするための方法および装置
US20100281238A1 (en) Execution of instructions directly from input source
US7966481B2 (en) Computer system and method for executing port communications without interrupting the receiving computer
US8468323B2 (en) Clockless computer using a pulse generator that is triggered by an event other than a read or write instruction in place of a clock
EP1821199B1 (en) Execution of microloop computer instructions received from an external source
US6708259B1 (en) Programmable wake up of memory transfer controllers in a memory transfer engine
US7934075B2 (en) Method and apparatus for monitoring inputs to an asyncrhonous, homogenous, reconfigurable computer array
EP1821217B1 (en) Asynchronous computer communication
JP2009527814A (ja) コンピュータのアレイ間でのリソースの割り当て
TW200809529A (en) Computer system with increased operating efficiency

Legal Events

Date Code Title Description
PA0105 International application

Patent event date: 20070430

Patent event code: PA01051R01D

Comment text: International Patent Application

N231 Notification of change of applicant
PN2301 Change of applicant

Patent event date: 20081024

Comment text: Notification of Change of Applicant

Patent event code: PN23011R01D

PG1501 Laying open of application
PC1203 Withdrawal of no request for examination
WITN Application deemed withdrawn, e.g. because no request for examination was filed or no examination fee was paid