JP2009289014A5 - - Google Patents

Download PDF

Info

Publication number
JP2009289014A5
JP2009289014A5 JP2008140633A JP2008140633A JP2009289014A5 JP 2009289014 A5 JP2009289014 A5 JP 2009289014A5 JP 2008140633 A JP2008140633 A JP 2008140633A JP 2008140633 A JP2008140633 A JP 2008140633A JP 2009289014 A5 JP2009289014 A5 JP 2009289014A5
Authority
JP
Japan
Prior art keywords
semiconductor
unit
memory unit
data
nonvolatile memory
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Granted
Application number
JP2008140633A
Other languages
English (en)
Japanese (ja)
Other versions
JP5259257B2 (ja
JP2009289014A (ja
Filing date
Publication date
Application filed filed Critical
Priority to JP2008140633A priority Critical patent/JP5259257B2/ja
Priority claimed from JP2008140633A external-priority patent/JP5259257B2/ja
Publication of JP2009289014A publication Critical patent/JP2009289014A/ja
Publication of JP2009289014A5 publication Critical patent/JP2009289014A5/ja
Application granted granted Critical
Publication of JP5259257B2 publication Critical patent/JP5259257B2/ja
Expired - Fee Related legal-status Critical Current
Anticipated expiration legal-status Critical

Links

JP2008140633A 2008-05-29 2008-05-29 記憶装置 Expired - Fee Related JP5259257B2 (ja)

Priority Applications (1)

Application Number Priority Date Filing Date Title
JP2008140633A JP5259257B2 (ja) 2008-05-29 2008-05-29 記憶装置

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
JP2008140633A JP5259257B2 (ja) 2008-05-29 2008-05-29 記憶装置

Publications (3)

Publication Number Publication Date
JP2009289014A JP2009289014A (ja) 2009-12-10
JP2009289014A5 true JP2009289014A5 (enExample) 2011-05-26
JP5259257B2 JP5259257B2 (ja) 2013-08-07

Family

ID=41458176

Family Applications (1)

Application Number Title Priority Date Filing Date
JP2008140633A Expired - Fee Related JP5259257B2 (ja) 2008-05-29 2008-05-29 記憶装置

Country Status (1)

Country Link
JP (1) JP5259257B2 (enExample)

Families Citing this family (6)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
CN102053916B (zh) * 2010-12-17 2013-06-05 曙光信息产业股份有限公司 一种分配内核大片连续内存的方法
US8972651B2 (en) 2011-10-05 2015-03-03 Hitachi, Ltd. Storage system and storage method
US8984211B2 (en) 2011-12-21 2015-03-17 Hitachi, Ltd. Computer system and management system
US10061694B2 (en) 2015-09-07 2018-08-28 Toshiba Memory Corporation Memory system and method for controlling non-volatile memory
JP6652472B2 (ja) * 2016-09-20 2020-02-26 キオクシア株式会社 メモリシステムおよび制御方法
JP6732684B2 (ja) 2017-03-15 2020-07-29 キオクシア株式会社 情報処理装置、ストレージデバイスおよび情報処理システム

Family Cites Families (6)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPH07129286A (ja) * 1993-11-05 1995-05-19 Fuji Electric Co Ltd 計算機システムの電源断時のバックアップ方法
JPH11110308A (ja) * 1997-10-01 1999-04-23 Nec Eng Ltd 電源断時のデータバックアップ方式
JP4411014B2 (ja) * 2003-05-26 2010-02-10 日本電気株式会社 コンピュータおよびその電源バックアップ方法
JP2006252535A (ja) * 2005-02-09 2006-09-21 Hitachi Ulsi Systems Co Ltd 記憶装置
JP4805696B2 (ja) * 2006-03-09 2011-11-02 株式会社東芝 半導体集積回路装置およびそのデータ記録方式
JP2008009919A (ja) * 2006-06-30 2008-01-17 Toshiba Corp カードコントローラ

Similar Documents

Publication Publication Date Title
US9405676B2 (en) Devices and methods for operating a solid state drive
KR101986872B1 (ko) 메모리 칩 전력 관리
US12079060B2 (en) Memory system
JP4729062B2 (ja) メモリシステム
US20190102083A1 (en) Multi-level cell solid state device and method for storing data to provide cascaded data path performance
US7974139B2 (en) Non-volatile memory generating different read voltages
US8489805B2 (en) Memory devices operated within a communication protocol standard timeout requirement
JP2009289014A5 (enExample)
JP5259257B2 (ja) 記憶装置
JP2010108385A (ja) 記憶装置
JP2011258229A (ja) メモリシステム
US12443211B2 (en) Balancing current consumption between different voltage sources
KR20130050586A (ko) 낸드 플래시 메모리의 셀 방식 변경 장치 및 방법
US20230083500A1 (en) Storage device and operating method thereof
US11640252B2 (en) Idle-power mitigation circuit
JP7031672B2 (ja) メモリコントローラ、メモリシステムおよび情報処理システム
US20250028462A1 (en) Adaptive Use of Multiple Channels in a Storage Device
KR20250132893A (ko) 데이터 저장 장치 및 이의 동작 방법