JP2009224654A - Package - Google Patents

Package Download PDF

Info

Publication number
JP2009224654A
JP2009224654A JP2008069075A JP2008069075A JP2009224654A JP 2009224654 A JP2009224654 A JP 2009224654A JP 2008069075 A JP2008069075 A JP 2008069075A JP 2008069075 A JP2008069075 A JP 2008069075A JP 2009224654 A JP2009224654 A JP 2009224654A
Authority
JP
Japan
Prior art keywords
package
electronic component
mounting area
package body
conductor
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Granted
Application number
JP2008069075A
Other languages
Japanese (ja)
Other versions
JP5192860B2 (en
Inventor
Shinji Maehara
信治 前原
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Niterra Co Ltd
Original Assignee
NGK Spark Plug Co Ltd
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by NGK Spark Plug Co Ltd filed Critical NGK Spark Plug Co Ltd
Priority to JP2008069075A priority Critical patent/JP5192860B2/en
Publication of JP2009224654A publication Critical patent/JP2009224654A/en
Application granted granted Critical
Publication of JP5192860B2 publication Critical patent/JP5192860B2/en
Expired - Fee Related legal-status Critical Current
Anticipated expiration legal-status Critical

Links

Images

Classifications

    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L25/00Assemblies consisting of a plurality of individual semiconductor or other solid state devices ; Multistep manufacturing processes thereof
    • H01L25/03Assemblies consisting of a plurality of individual semiconductor or other solid state devices ; Multistep manufacturing processes thereof all the devices being of a type provided for in the same subgroup of groups H01L27/00 - H01L33/00, or in a single subclass of H10K, H10N, e.g. assemblies of rectifier diodes
    • H01L25/10Assemblies consisting of a plurality of individual semiconductor or other solid state devices ; Multistep manufacturing processes thereof all the devices being of a type provided for in the same subgroup of groups H01L27/00 - H01L33/00, or in a single subclass of H10K, H10N, e.g. assemblies of rectifier diodes the devices having separate containers
    • H01L25/105Assemblies consisting of a plurality of individual semiconductor or other solid state devices ; Multistep manufacturing processes thereof all the devices being of a type provided for in the same subgroup of groups H01L27/00 - H01L33/00, or in a single subclass of H10K, H10N, e.g. assemblies of rectifier diodes the devices having separate containers the devices being of a type provided for in group H01L27/00
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/10Bump connectors; Manufacturing methods related thereto
    • H01L2224/15Structure, shape, material or disposition of the bump connectors after the connecting process
    • H01L2224/16Structure, shape, material or disposition of the bump connectors after the connecting process of an individual bump connector
    • H01L2224/161Disposition
    • H01L2224/16151Disposition the bump connector connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive
    • H01L2224/16221Disposition the bump connector connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked
    • H01L2224/16225Disposition the bump connector connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked the item being non-metallic, e.g. insulating substrate with or without metallisation
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/10Bump connectors; Manufacturing methods related thereto
    • H01L2224/15Structure, shape, material or disposition of the bump connectors after the connecting process
    • H01L2224/16Structure, shape, material or disposition of the bump connectors after the connecting process of an individual bump connector
    • H01L2224/161Disposition
    • H01L2224/16151Disposition the bump connector connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive
    • H01L2224/16221Disposition the bump connector connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked
    • H01L2224/16225Disposition the bump connector connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked the item being non-metallic, e.g. insulating substrate with or without metallisation
    • H01L2224/16227Disposition the bump connector connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked the item being non-metallic, e.g. insulating substrate with or without metallisation the bump connector connecting to a bond pad of the item
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2225/00Details relating to assemblies covered by the group H01L25/00 but not provided for in its subgroups
    • H01L2225/03All the devices being of a type provided for in the same subgroup of groups H01L27/00 - H01L33/648 and H10K99/00
    • H01L2225/10All the devices being of a type provided for in the same subgroup of groups H01L27/00 - H01L33/648 and H10K99/00 the devices having separate containers
    • H01L2225/1005All the devices being of a type provided for in the same subgroup of groups H01L27/00 - H01L33/648 and H10K99/00 the devices having separate containers the devices being of a type provided for in group H01L27/00
    • H01L2225/1011All the devices being of a type provided for in the same subgroup of groups H01L27/00 - H01L33/648 and H10K99/00 the devices having separate containers the devices being of a type provided for in group H01L27/00 the containers being in a stacked arrangement
    • H01L2225/1047Details of electrical connections between containers
    • H01L2225/1058Bump or bump-like electrical connections, e.g. balls, pillars, posts
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/15Details of package parts other than the semiconductor or other solid state devices to be connected
    • H01L2924/151Die mounting substrate
    • H01L2924/153Connection portion
    • H01L2924/1531Connection portion the connection portion being formed only on the surface of the substrate opposite to the die mounting surface
    • H01L2924/15311Connection portion the connection portion being formed only on the surface of the substrate opposite to the die mounting surface being a ball array, e.g. BGA
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/15Details of package parts other than the semiconductor or other solid state devices to be connected
    • H01L2924/151Die mounting substrate
    • H01L2924/153Connection portion
    • H01L2924/1532Connection portion the connection portion being formed on the die mounting surface of the substrate
    • H01L2924/1533Connection portion the connection portion being formed on the die mounting surface of the substrate the connection portion being formed both on the die mounting surface of the substrate and outside the die mounting surface of the substrate
    • H01L2924/15331Connection portion the connection portion being formed on the die mounting surface of the substrate the connection portion being formed both on the die mounting surface of the substrate and outside the die mounting surface of the substrate being a ball array, e.g. BGA

Abstract

<P>PROBLEM TO BE SOLVED: To provide a package which enables securing an electronic component mounting area, without fail, facilitates operation of filling an under fill into a gap between the area and the bottom face of the electronic component mounted in the area, and meets the demand for miniaturization. <P>SOLUTION: Another package P2 is mounted on the package P1, and the package P1 includes: a plate package body 2, having a front surface 3 and a back surface 4 of rectangular shapes, in a plan view, and is made of a lamination of a plurality of ceramic layers (insulating materials) s1 and s2; the electronic component mounting area 5 situated at the center of the front surface 3 of the package body 2; and a plurality of projections 8 formed on the peripheral side of the surface 3 of package body 2, that is other than the mounting area 5. Each of the projections 8 is composed of a conductor W, and the like. <P>COPYRIGHT: (C)2010,JPO&INPIT

Description

本発明は、上方に別のパッケージが搭載されるパッケージであって、その表面上に電子部品の実装が容易に行えると共に、全体の小型化にも対応できるパッケージに関する。   The present invention relates to a package in which another package is mounted on the upper side, and an electronic component can be easily mounted on the surface of the package, and the package can also be reduced in size.

全体が箱形状を呈し且つ内側にキャビティを有する下層側および上層側のセラミックパッケージを積層し、下層側のセラミックパッケージに搭載した回路素子と上層側のセラミックパッケージに搭載した水晶振動素子とを、互いに接続される両パッケージの各電極パッドを介して、導通させた水晶発振器が用いられている。かかる水晶発振器では、水晶振動素子を搭載した上層側の水晶振動子(セラミックパッケージ)を下層側のセラミックパッケージに実装する際に、両パッケージ間で生じるカップリング現象を防ぐため、水晶振動子側の電極パッドの位置を変更すると、かかる水晶振動子の実装に際して、方向性が制約されてしまう。   The lower layer side and upper layer side ceramic packages having a box shape as a whole and having cavities inside are laminated, and the circuit element mounted on the lower layer ceramic package and the crystal resonator element mounted on the upper layer ceramic package are mutually connected. A crystal oscillator made conductive through electrode pads of both packages to be connected is used. In such a crystal oscillator, when an upper-layer crystal resonator (ceramic package) on which a crystal resonator element is mounted is mounted on a lower-layer ceramic package, in order to prevent a coupling phenomenon between the two packages, When the position of the electrode pad is changed, the directionality is restricted when mounting the crystal resonator.

前記カップリング現象を防ぎ且つ水晶振動子(セラミックパッケージ)の実装時における方向性の制約を解消するため、上層側の水晶振動子の外部底面に水晶振動素子と導通した2つの電極パッド、ダミー電極パッド、および接地電極パッドを配置し、下層側のセラミックパッケージの上面に上記電極パッドに対応した2つの電極パッド、および接地電極パッドを配置した水晶発振器などが提案されている(特許文献1参照)。
特開2003−158441号公報(第1〜7頁、図1〜4)
In order to prevent the coupling phenomenon and to eliminate the restriction of directionality when the crystal resonator (ceramic package) is mounted, two electrode pads and a dummy electrode that are electrically connected to the crystal resonator element on the outer bottom surface of the crystal resonator on the upper layer side There has been proposed a crystal oscillator in which a pad and a ground electrode pad are arranged, and two electrode pads corresponding to the electrode pad and a ground electrode pad are arranged on the upper surface of a lower ceramic package (see Patent Document 1). .
JP 2003-158441 A (pages 1 to 7, FIGS. 1 to 4)

ところで、パッケージの小型化に伴って、キャビティの底面に水晶振動子などの実装すべき電子部品の実装エリアの確保が一層困難になっている。そのため、例えば、キャビティの周囲を囲む側壁の厚みをより薄くすることも検討されている。しかし、複数のセラミック層を積層してなるパッケージでは、キャビティを囲む側壁の薄肉化は、製造上の限界があり、且つコスト高に至るおそれがあった。
更に、たとえ、キャビティの側壁を薄肉化したパッケージが得られても、該キャビティの底面とその上方に実装された電子部品の底面との間に、両者の接続導体を封止する程度にアンダーフィル剤を十分に充填したり、実装に伴う洗浄作業などを有効に行い難くなる、という問題もあった。
By the way, with the downsizing of the package, it has become more difficult to secure a mounting area for an electronic component to be mounted such as a crystal resonator on the bottom surface of the cavity. Therefore, for example, making the thickness of the side wall surrounding the periphery of the cavity thinner is also being studied. However, in a package formed by laminating a plurality of ceramic layers, the thinning of the side wall surrounding the cavity has a manufacturing limit and may increase the cost.
Furthermore, even if a package with a thin sidewall is obtained, the underfill is sufficient to seal the connecting conductors between the bottom surface of the cavity and the bottom surface of the electronic component mounted above the cavity. There is also a problem that it becomes difficult to sufficiently fill the agent and to effectively perform the cleaning work associated with the mounting.

本発明は、背景技術において説明した問題点を解決し、電子部品の実装エリアを確実に確保でき、当該エリアとその上方に実装した電子部品の底面との間にアンダーフィル剤の充填操作などが容易に行えると共に、小型化にも対応し得るパッケージを提供する、ことを課題とする。   The present invention solves the problems described in the background art, can surely secure a mounting area for electronic components, and an underfill agent filling operation is performed between the area and the bottom surface of the electronic component mounted thereon. It is an object of the present invention to provide a package that can be easily made and can be made compact.

課題を解決するための手段および発明の効果Means for Solving the Problems and Effects of the Invention

本発明は、前記課題を解決するため、電子部品を実装するためのパッケージにおいて、電子部品が実装される面を平坦な表面とすると共に、かかる表面の周辺側に上方に搭載される別のパッケージとの導通を成すための導体からなる少なくとも1つの凸部を含む複数の凸部を形成する、ことに着想して成されたものである。
即ち、本発明のパッケージ(請求項1)は、上方に別のパッケージが搭載されるパッケージであって、平面視が矩形の表面および裏面を有し、絶縁材からなる平板のパッケージ本体と、かかるパッケージ本体の表面における中央部に配置された電子部品実装エリアと、上記パッケージ本体の表面のうち、上記実装エリアを除いた周辺側に形成された複数の凸部と、を備え、かかる複数の凸部のうち、少なくとも1つは導体からなる、ことを特徴とする。
In order to solve the above-described problems, the present invention provides a package for mounting an electronic component, wherein the surface on which the electronic component is mounted is a flat surface, and another package is mounted above the peripheral side of the surface. And forming a plurality of convex portions including at least one convex portion made of a conductor for conducting electrical connection.
That is, a package according to the present invention (Claim 1) is a package in which another package is mounted on the upper side, and has a rectangular front surface and back surface in a plan view, and a flat package body made of an insulating material. An electronic component mounting area disposed at a central portion of the surface of the package body, and a plurality of protrusions formed on a peripheral side of the surface of the package body excluding the mounting area. At least one of the parts is made of a conductor.

これによれば、平板のパッケージ本体の表面における中央部に電子部品実装エリアが配置されており、且つかかる表面の周辺側に少なくとも1つの導体からなる凸部を含む複数の凸部が形成されている。そのため、パッケージ本体が小型化しても、電子部品実装エリアをパッケージ本体の表面における中央部に十分な面積で確保できると共に、導体からなる凸部を通じて、該パッケージの上方に搭載される別のパッケージとの導通を取ることができる。
しかも、パッケージ本体の表面における周辺側では、複数の凸部の間に空間が位置するため、かかる空間を利用して、前記実装エリアとそこに実装される電子部品の底面との間に、アンダーフィル剤を十分に充填したり、あるいは、その後などに行われる洗浄作業などを有効に行うことも可能となる。従って、低背化を含む小型化および高性能化に適応したパッケージとすることが可能となる。
According to this, the electronic component mounting area is arranged at the center of the surface of the flat package body, and a plurality of convex portions including a convex portion made of at least one conductor are formed on the peripheral side of the surface. Yes. Therefore, even if the package body is reduced in size, the electronic component mounting area can be secured with a sufficient area in the central portion of the surface of the package body, and another package mounted above the package through the convex portion made of a conductor. Can be conducted.
In addition, since a space is located between the plurality of convex portions on the peripheral side of the surface of the package body, the space is used to provide an underscore between the mounting area and the bottom surface of the electronic component mounted thereon. It is possible to sufficiently fill the filling agent or to effectively perform a cleaning operation performed after that. Therefore, it is possible to obtain a package adapted for downsizing and high performance including low profile.

尚、前記パッケージ本体を構成する絶縁材は、例えば、アルミナなどの高温焼成セラミックや、ガラス−セラミックなどの低温焼成セラミック、あるいはエポキシ系などの樹脂である。
また、前記「周辺側」は、前記パッケージ本体の表面において、その「中央部」を占める前記電子部品実装エリアを除いた部分を指している。
更に、前記電子部品実装エリアは、パッケージ本体の表面と実装される電子部品の底面との間に充填されるアンダーフィル剤が充填される領域である。
また、導体からなる前記凸部は、前記パッケージ本体の絶縁材が高温焼成セラミックの場合には、WまたはMoなどからなるメタライズ層が含まれ、低温焼成セラミックあるいは前記樹脂の場合には、CuまたはAgなどからなるメタライズ層が含まれると共に、これらの上方にAgロウ層などが積層され、且つこれらの全表面にNiメッキ層およびAuメッキ層などが被覆される。
The insulating material constituting the package body is, for example, a high-temperature fired ceramic such as alumina, a low-temperature fired ceramic such as glass-ceramic, or an epoxy resin.
The “peripheral side” refers to a portion of the surface of the package main body excluding the electronic component mounting area that occupies the “central portion”.
Furthermore, the electronic component mounting area is a region filled with an underfill agent filled between the surface of the package body and the bottom surface of the electronic component to be mounted.
Further, the convex portion made of a conductor includes a metallized layer made of W or Mo when the insulating material of the package body is a high-temperature fired ceramic, and in the case of the low-temperature fired ceramic or the resin, Cu or A metallized layer made of Ag or the like is included, and an Ag brazing layer or the like is laminated thereon, and a Ni plating layer and an Au plating layer are covered on the entire surface thereof.

更に、導体以外の前記凸部は、セラミックあるいは樹脂からなり、セラミックの場合には、前記パッケージ本体を形成するセラミックと同じか、同種のセラミックからなるペーストを複数層に印刷して形成され、樹脂の場合には、パッケージ本体を形成する樹脂と同じか、同種の樹脂を塗布あるいは印刷して形成される。
加えて、前記別のパッケージは、前記パッケージ本体の表面の上方に、前記導体からなる凸部およびそれ以外の凸部の上に配設したハンダ、および該別のパッケージの裏面に形成された各端子電極を介して、本パッケージと導通可能に積層・搭載される。かかる別のパッケージは、1個だけに限らず、互いに導通して積層される複数個の場合も含まれる。
Further, the protrusions other than the conductor are made of ceramic or resin, and in the case of ceramic, formed by printing a plurality of layers of paste made of the same or the same kind of ceramic as the ceramic that forms the package main body. In this case, it is formed by applying or printing the same type of resin as the resin forming the package body.
In addition, the other package is formed on the upper surface of the package main body, on the convex portion made of the conductor and the solder disposed on the other convex portion, and on each of the back surfaces of the other package. It is stacked and mounted so as to be conductive with this package via the terminal electrode. Such another package is not limited to a single package, and includes a plurality of packages that are conductively stacked.

また、本発明には、前記凸部の高さは、前記実装エリアに実装される電子部品の高さよりも高い、パッケージ(請求項2)も含まれる。
これによれば、前記複数の凸部の高さがパッケージ本体の表面における実装エリアに実装される電子部品の高さよりも高いため、本パッケージに実装された電子部品が別のパッケージの底面に当たって変形したり、破損することなどを防止できる。その結果、実装された電子部品の性能を確実に保証することができる。
尚、電子部品の前記高さには、該電子部品の底面の端子電極、これに接合するハンダ、およびパッケージ本体側の表面端子電極の各厚みも含まれる。
また、前記電子部品には、IC素子、水晶振動子、圧電振動子などが含まれる。
Further, the present invention includes a package (claim 2) in which the height of the convex portion is higher than the height of the electronic component mounted in the mounting area.
According to this, since the height of the plurality of convex portions is higher than the height of the electronic component mounted on the mounting area on the surface of the package body, the electronic component mounted on the package hits the bottom surface of another package and deforms. And can be prevented from being damaged. As a result, the performance of the mounted electronic component can be reliably guaranteed.
The height of the electronic component includes the thicknesses of the terminal electrode on the bottom surface of the electronic component, the solder bonded thereto, and the surface terminal electrode on the package body side.
Further, the electronic component includes an IC element, a crystal resonator, a piezoelectric resonator, and the like.

更に、本発明には、前記複数の凸部は、前記パッケージ本体の表面の四辺のうち、対向する一対の辺に沿って形成されている、パッケージ(請求項3)も含まれる。
これによれば、パッケージ本体の表面の四辺のうち、複数の凸部が形成されていない一対の辺には、これらの凸部に挟まれた空間が形成されるので、該空間を活用することで、前記実装エリアとそこに実装される電子部品の底面との間に、アンダーフィル剤を十分に充填する操作などを容易に行うことが可能となる。
また、本発明には、前記複数の凸部は、前記パッケージ本体の表面における4隅に形成されている、パッケージ(請求項4)も含まれる。
これによれば、4隅付近を除いたパッケージ本体の表面の四辺ごとに、各辺の両端に立設する凸部同士の間に空間が形成されるので、該空間を活用することで、前記実装エリアとそこに実装される電子部品の底面との間に、アンダーフィル剤を十分に充填する操作などを容易に行うことが可能となる。
Furthermore, the present invention includes a package (Claim 3) in which the plurality of convex portions are formed along a pair of opposing sides among the four sides of the surface of the package body.
According to this, among the four sides of the surface of the package main body, a space sandwiched between these convex portions is formed on a pair of sides where a plurality of convex portions are not formed. Thus, an operation of sufficiently filling the underfill agent between the mounting area and the bottom surface of the electronic component mounted thereon can be easily performed.
The present invention also includes a package (claim 4) in which the plurality of convex portions are formed at four corners on the surface of the package body.
According to this, since every four sides of the surface of the package body excluding the vicinity of the four corners, a space is formed between the convex portions standing on both ends of each side. An operation of sufficiently filling the underfill agent between the mounting area and the bottom surface of the electronic component mounted thereon can be easily performed.

加えて、本発明には、前記導体からなる凸部の何れかは、前記パッケージ本体の表面に形成され、前記実装エリアに実装される電子部品と接続される表面端子電極と導通している、パッケージ(請求項5)も含まれる。
これによれば、本パッケージの実装エリアに実装された電子部品と、導体からなる凸部とが、上記表面端子電極を介して導通されるため、上記電子部品と別のパッケージに実装される別の電子部品との導通を容易に取ることが可能となる。
尚、前記表面端子電極と導体からなる凸部とは、パッケージ本体の内部に形成される配線層やビア導体を介して、導通可能とされたり、あるいはパッケージ本体の表面に形成される表面配線を介して、導通可能とされる。
In addition, in the present invention, any one of the convex portions made of the conductor is formed on the surface of the package body and is electrically connected to the surface terminal electrode connected to the electronic component mounted in the mounting area. A package (claim 5) is also included.
According to this, since the electronic component mounted in the mounting area of the package and the convex portion made of the conductor are conducted through the surface terminal electrode, the electronic component is mounted separately from the electronic component. It is possible to easily establish conduction with the electronic component.
The convex portion formed of the surface terminal electrode and the conductor is a surface wiring formed on the surface of the package body, which can be conducted through a wiring layer or via conductor formed in the package body. Via, it is possible to conduct.

以下において、本発明を実施するための最良の形態について説明する。
図1は、本発明による一形態のパッケージP1、その上方に搭載される別のパッケージP2、および、該別のパッケージP2のキャビティ5の開口部を封止する蓋板Lを示す斜視図、図2は、図1中のX−X線の矢視に沿った部分断面図、図3は、上記パッケージP1の垂直断面図である。
パッケージP1は、図1〜図3に示すように、複数のセラミック(絶縁材)層s1,s2を積層してなり、平面視が長方形(矩形)の表面3および裏面4を有する全体が平板のパッケージ本体2と、その表面3における中央部に配置された電子部品実装エリア5と、かかる実装エリア5を除いたパッケージ本体2の表面3における周辺側の四隅に形成された4個(複数)の凸部8と、を備えている。
In the following, the best mode for carrying out the present invention will be described.
FIG. 1 is a perspective view showing a package P1 according to an embodiment of the present invention, another package P2 mounted thereon, and a cover plate L that seals an opening of a cavity 5 of the other package P2. 2 is a partial sectional view taken along line XX in FIG. 1, and FIG. 3 is a vertical sectional view of the package P1.
As shown in FIGS. 1 to 3, the package P <b> 1 is formed by laminating a plurality of ceramic (insulating material) layers s <b> 1 and s <b> 2. The package body 2, the electronic component mounting area 5 disposed at the center of the surface 3, and four (plural) formed at the four corners on the peripheral side of the surface 3 of the package body 2 excluding the mounting area 5 And a convex portion 8.

前記パッケージ本体2を形成するセラミック層s1,s2は、アルミナなどの高温焼成セラミックや、あるいはガラス−セラミックなどの低温焼成セラミックからなる。因みに、該パッケージ本体2のサイズは、3.2mm×2.5mm×0.5mmである。
また、パッケージ本体2の中央部に配置された電子部品実装エリア(以下、単に実装エリアと称する)5には、追って実装される電子部品と接続される4個の表面端子電極6が形成され、パッケージ本体2の裏面4における4隅付近には、4個の裏面端子電極7が形成されている。該裏面端子電極7と上記表面端子電極6とは、図3に示すように、セラミック層s1,s2を貫通するビア導体v、およびセラミック層s1,s2間に形成された配線層13を介して、互いに導通可能とされている。尚、表面端子電極6、裏面端子電極7、配線層13、およびビア導体vは、WまたはMo、あるいはこれらの一方をベースとする合金からなる。
The ceramic layers s1 and s2 forming the package body 2 are made of a high-temperature fired ceramic such as alumina or a low-temperature fired ceramic such as glass-ceramic. Incidentally, the size of the package body 2 is 3.2 mm × 2.5 mm × 0.5 mm.
In addition, in the electronic component mounting area (hereinafter simply referred to as a mounting area) 5 disposed in the central portion of the package body 2, four surface terminal electrodes 6 connected to electronic components to be mounted later are formed, Four back terminal electrodes 7 are formed in the vicinity of the four corners of the back surface 4 of the package body 2. As shown in FIG. 3, the back surface terminal electrode 7 and the front surface terminal electrode 6 are connected via a via conductor v penetrating the ceramic layers s1 and s2 and a wiring layer 13 formed between the ceramic layers s1 and s2. , They can conduct each other. The front surface terminal electrode 6, the back surface terminal electrode 7, the wiring layer 13, and the via conductor v are made of W, Mo, or an alloy based on one of these.

更に、4個の前記凸部8は、図2に示すように、パッケージ本体2の表面3に形成され、WまたはMoからなるメタライズ層9、その上に積層されたAgロウ層10、およびこれらの周囲に被覆されたNiメッキ層11、Auメッキ層12の導体からなり、全体がほぼ直方体を呈している。該凸部8は、図3に示すように、セラミック層s1,s2を貫通するビア導体vおよび配線層13を介して、実装エリア5の各表面端子電極6や、裏面端子電極7と導通可能とされている。
尚、各凸部8の高さhは、図3に示すように、実層エリア5の表面端子電極6の厚み、これらの上に後述するハンダ、これを介して実装される電子部品の高さ、およびその底面の端子電極の厚みを合計した高さよりも、高くなるように設定されている。
Further, as shown in FIG. 2, the four convex portions 8 are formed on the surface 3 of the package body 2, and are formed of a metallized layer 9 made of W or Mo, an Ag brazing layer 10 laminated thereon, and these Are formed of conductors of an Ni plating layer 11 and an Au plating layer 12 that are coated on the periphery thereof, and the whole has a substantially rectangular parallelepiped shape. As shown in FIG. 3, the convex portion 8 can be electrically connected to the front surface terminal electrodes 6 and the rear surface terminal electrodes 7 in the mounting area 5 via the via conductors v and the wiring layers 13 penetrating the ceramic layers s1 and s2. It is said that.
As shown in FIG. 3, the height h of each convex portion 8 is the thickness of the surface terminal electrode 6 in the real layer area 5, the solder to be described later on these, and the height of the electronic component mounted via this. And the height of the terminal electrode on the bottom surface is set to be higher than the total height.

図1に示すように、前記パッケージP1の上方に搭載される別のパッケージP2は、表面15および裏面16を有するパッケージ本体14、前記表面15に開口し、4つの側面19および底面20からなるキャビティ18、該底面20の4隅に形成された端子電極21、および裏面16の4隅に形成された裏面端子電極22を有している。別のパッケージP2のパッケージ本体14における表面15には、平面視が矩形枠状である封止用金属帯17が各辺に沿って形成されている。
上記パッケージ本体14は、平板のセラミック層と矩形枠状のセラミック層とを積層したものである。また、前記封止用金属帯17は、WまたはMoからなり、キャビティ18内に電子部品を実装した後、金属製の蓋板Lと後述するハンダを介して接合され、該キャビティ18の開口部を封止する。
更に、図4に示すように、各端子電極21と各裏面端子電極22とは、パッケージ本体14の底部側を貫通するビア導体vを介して、導通可能とされている。
As shown in FIG. 1, another package P2 mounted above the package P1 includes a package body 14 having a front surface 15 and a back surface 16, an opening in the front surface 15, and a cavity comprising four side surfaces 19 and a bottom surface 20. 18, terminal electrodes 21 formed at the four corners of the bottom surface 20, and back terminal electrodes 22 formed at the four corners of the back surface 16. On a surface 15 of the package body 14 of another package P2, a metal strip 17 for sealing having a rectangular frame shape in plan view is formed along each side.
The package body 14 is formed by laminating a flat ceramic layer and a rectangular frame ceramic layer. The sealing metal band 17 is made of W or Mo, and after electronic parts are mounted in the cavity 18, the metal band 17 is joined to the metal lid plate L via solder, which will be described later. Is sealed.
Furthermore, as shown in FIG. 4, each terminal electrode 21 and each back terminal electrode 22 can be conducted through via conductors v that penetrate the bottom side of the package body 14.

前記蓋板Lは、42アロイ(Fe−42wt%Ni)、コバール(Fe−29wt%Ni−17wt%Co)、196合金(Cu−2.3wt%Fe−0.03wt%P)などからなり、図1に示すように、平面視が矩形の平板である。
前記のようなパッケージP1,P2は、以下のようにして積層される。
図4に示すように、パッケージP1の実装エリア5内に、例えば、ICなどの電子部品C1を各表面端子電極6とハンダ23を介して実装する。
次いで、実装エリア5内の表面3と電子部品C1の底面との間にアンダーフィル剤(図示せず)を充填・固化させて、表面端子電極6やハンダ23などの接続導体を外部から封止する。かかる充填の際に、隣接する凸部8,8間の空間があるので、充填操作がし易くなる。
一方、別のパッケージP2のキャビティ18内に、例えば、水晶振動子などの電子部品C2を、各端子電極21の上にハンダ25を介して実装する。
The lid plate L is made of 42 alloy (Fe-42 wt% Ni), Kovar (Fe-29 wt% Ni-17 wt% Co), 196 alloy (Cu-2.3 wt% Fe-0.03 wt% P), and the like. As shown in FIG. 1, the planar view is a rectangular flat plate.
The packages P1 and P2 as described above are stacked as follows.
As shown in FIG. 4, for example, an electronic component C <b> 1 such as an IC is mounted in the mounting area 5 of the package P <b> 1 via each surface terminal electrode 6 and solder 23.
Next, an underfill agent (not shown) is filled and solidified between the surface 3 in the mounting area 5 and the bottom surface of the electronic component C1, and the connection conductors such as the surface terminal electrode 6 and the solder 23 are sealed from the outside. To do. Since there is a space between the adjacent convex portions 8 and 8 during such filling, the filling operation is facilitated.
On the other hand, in a cavity 18 of another package P2, for example, an electronic component C2 such as a crystal resonator is mounted on each terminal electrode 21 via solder 25.

次に、図4に示すように、電子部品C1が実装され且つアンダーフィル剤によって封止された実層エリア5を有する前記パッケージP1の凸部8ごとの上に、ハンダ24を載置した後、図1中の矢印で示すように、電子部品C2が実装されたキャビティ18を有する前記別のパッケージP2を搭載する。この際、各凸部8の高さhが、各表面端子電極6の厚み、上記ハンダ23の厚み、電子部品C1の高さ、その底面端子電極(図示せず)の厚みを合計した高さよりも高いため、電子部品C1と別のパッケージP2のパッケージ本体14の裏面16とが接触しない。
次いで、図1の矢印および図4中に示すように、別のパッケージP2の封止用金属帯17の上に、ハンダ26を載置し、且つその上に前記蓋板Fを載置する。
Next, as shown in FIG. 4, after placing the solder 24 on each convex portion 8 of the package P <b> 1 having the actual layer area 5 on which the electronic component C <b> 1 is mounted and sealed with an underfill agent. As shown by the arrow in FIG. 1, the other package P2 having the cavity 18 in which the electronic component C2 is mounted is mounted. At this time, the height h of each convex portion 8 is the sum of the thickness of each surface terminal electrode 6, the thickness of the solder 23, the height of the electronic component C1, and the thickness of the bottom terminal electrode (not shown). Therefore, the electronic component C1 does not come into contact with the back surface 16 of the package body 14 of another package P2.
Next, as shown in the arrows of FIG. 1 and FIG. 4, the solder 26 is placed on the sealing metal strip 17 of another package P2, and the lid plate F is placed thereon.

更に、図4中の矢印で示すように、蓋板FおよびパッケージP1,P2を、厚み方向に沿って押圧しつつ、上記ハンダ24,26を所定の温度で溶融した後、凝固させる。
その結果、図4に示すように、パッケージP1の上方に別のパッケージP2が搭載され、前者の実装エリア5に実装された電子部品C1の接続導体部分、あるいは後者のキャビティ18に実装された電子部品C2が外部から封止されたパッケージ積層体Uが製作される。
かかるパッケージ積層体Uにおいて、電子部品C1,C2は、パッケージP1,P2の各端子電極6,21、各ビア導体v、導体の凸部8、配線層13、および各裏面電極7,22を介して、当該積層体Uが実装される図示しないプリント基板などとの導通が可能となっている。
Further, as indicated by the arrows in FIG. 4, the solder plates 24 and 26 are melted at a predetermined temperature and then solidified while pressing the cover plate F and the packages P1 and P2 along the thickness direction.
As a result, as shown in FIG. 4, another package P2 is mounted above the package P1, and the electronic parts mounted in the connection conductor portion of the electronic component C1 mounted in the former mounting area 5 or the latter cavity 18 are mounted. A package stack U in which the component C2 is sealed from the outside is manufactured.
In the package laminate U, the electronic components C1 and C2 are connected to the terminal electrodes 6 and 21 of the packages P1 and P2, the via conductors v, the conductor protrusions 8, the wiring layer 13, and the back electrodes 7 and 22, respectively. Thus, conduction with a printed circuit board (not shown) on which the multilayer body U is mounted is possible.

しかも、本発明による下層側のパッケージP1によれば、パッケージ本体2の表面3における周辺部の4隅付近ごとに、実装エリア5内に実装される電子部品C1の高さよりも高い凸部8が突出し、隣接する凸部8,8間に空間が形成されている。このため、実装エリア5内の表面3と電子部品C1の底面との間に、アンダーフィル剤を容易に充填する操作が行え、その後に行う洗浄作業も容易に行えると共に、それらの結果も容易に視認することが可能となる。更に、従来のようなキャビティを形成するための側壁が不要となるため、実装エリア5の確保が容易となり、且つ低背化を含む小型化のニーズに対しても容易に対応可能となる。
従って、前記パッケージP1,P2およびこれらを含む前記パッケージ積層体Uによれば、電子部品C1,C2の動作を正確に成さしめ得るので、信頼性を高めることが可能となる。
Moreover, according to the lower-layer side package P1 of the present invention, the convex portions 8 higher than the height of the electronic component C1 mounted in the mounting area 5 are provided in the vicinity of the four corners of the peripheral portion on the surface 3 of the package body 2. A space is formed between the projecting and adjacent convex portions 8 and 8. For this reason, an operation of easily filling the underfill agent between the surface 3 in the mounting area 5 and the bottom surface of the electronic component C1 can be performed, and the subsequent cleaning operation can be easily performed. Visual recognition is possible. Further, since a side wall for forming a cavity as in the prior art is not required, the mounting area 5 can be easily secured, and the need for downsizing including a reduction in height can be easily met.
Therefore, according to the packages P1 and P2 and the package stack U including these, the operations of the electronic components C1 and C2 can be accurately performed, so that the reliability can be improved.

尚、本発明による前記パッケージP1は、以下のようにして製造した。
先ず、アルミナ粉末を含む2層のグリーンシートを製作し、これらにおける所定の位置ごとに形成したビアホールにW粉末を含む導電性ペーストを充填して、未焼成の前記ビア導体vを形成した。次に、上記2層のグリーンシートの表面および裏面の少なくとも一方に、上記同様の導電性ペーストをスクリーン印刷して、未焼成の前記端子電極6、配線層13、各裏面端子電極7、および凸部8のメタライズ層9を形成した。更に、これら2層のグリーンシートを積層・圧着した後、所定の温度で焼成して、前記パッケージ本体2を得た。そして、パッケージ本体2の表面3における4隅に位置するメタライズ層9ごとの上にAgロウ層10を形成した後、これらの表面に電解Niメッキおよび電解Auメッキを順次施して、Niメッキ層11およびAuメッキ層12を被覆した。その結果、前記図1〜図3に示した本発明のパッケージP1が得られた。
The package P1 according to the present invention was manufactured as follows.
First, a two-layer green sheet containing alumina powder was manufactured, and a conductive paste containing W powder was filled in via holes formed at predetermined positions in these to form the unfired via conductor v. Next, the same conductive paste as described above is screen-printed on at least one of the front and back surfaces of the two-layer green sheet, and the unfired terminal electrode 6, wiring layer 13, back terminal electrode 7, and convex A metallized layer 9 of part 8 was formed. Further, these two green sheets were laminated and pressure-bonded, and then fired at a predetermined temperature to obtain the package body 2. Then, after forming the Ag brazing layer 10 on each of the metallized layers 9 located at the four corners on the surface 3 of the package body 2, electrolytic Ni plating and electrolytic Au plating are sequentially applied to these surfaces, and the Ni plating layer 11 is formed. And Au plating layer 12 was covered. As a result, the package P1 of the present invention shown in FIGS. 1 to 3 was obtained.

図5は、前記パッケージP1の変形形態であるパッケージP1aを示す斜視図である。該パッケージP1aは、前記同様のパッケージ本体2、複数の表面端子電極6を有する実装エリア5、および裏面端子電極7を備えている。
パッケージP1aは、図5に示すように、パッケージ本体2の表面3における周辺側の4隅のうち、対角位置に前記同様の導体からなる凸部8を有し、別の対角位置にセラミックからなり、凸部8と同じ高さの凸部29を有している。該凸部29は、パッケージ本体2を構成する前記セラミック層s1,s2と同じか、同種のセラミックペーストspを、パッケージ本体2の表面3における4隅付近に、複数回印刷した後、焼成することで形成されている。
FIG. 5 is a perspective view showing a package P1a which is a modified form of the package P1. The package P1a includes the same package body 2, a mounting area 5 having a plurality of front surface terminal electrodes 6, and a back surface terminal electrode 7.
As shown in FIG. 5, the package P <b> 1 a has convex portions 8 made of the same conductors at diagonal positions among the four corners on the peripheral side of the surface 3 of the package body 2, and ceramics at another diagonal position. And has a convex portion 29 having the same height as the convex portion 8. The protrusion 29 is fired after printing the same or similar ceramic paste sp of the ceramic layers s1 and s2 constituting the package body 2 around the four corners of the surface 3 of the package body 2 a plurality of times. It is formed with.

また、図6は、前記パッケージP1の異なる変形形態であるパッケージP1bを示す斜視図である。該パッケージP1bも、前記同様のパッケージ本体2、複数の表面端子電極6を有する実装エリア5、および裏面端子電極7を備えている。
パッケージP1bは、図6に示すように、パッケージ本体2の表面3における周辺側の4隅のうち、右側に位置する短辺の一端付近に前記同様の凸部8を有し、他端付近に前記同様のセラミックからなる凸部29を有している。一方、パッケージ本体2の表面3における図5で左側の短辺に沿って、平面視が長方形で且つ全体が細長い直方体を呈する凸部28を有している。該凸部28は、前記凸部8と同様な断面構造を有する導体からなる。
FIG. 6 is a perspective view showing a package P1b which is a different modification of the package P1. The package P1b also includes the same package body 2, a mounting area 5 having a plurality of front surface terminal electrodes 6, and a back surface terminal electrode 7.
As shown in FIG. 6, the package P <b> 1 b has the same convex portion 8 near one end of the short side located on the right side of the four corners on the peripheral side of the surface 3 of the package body 2, and near the other end. The projection 29 is made of the same ceramic as described above. On the other hand, along the short side on the left side in FIG. 5 on the surface 3 of the package body 2, there is a convex portion 28 that is rectangular in plan view and has an elongated rectangular shape as a whole. The convex portion 28 is made of a conductor having a cross-sectional structure similar to that of the convex portion 8.

更に、図7は、本発明の異なる形態であるパッケージP1cを示す斜視図である。該パッケージP1cも、前記パッケージP1s同様のパッケージ本体2、複数の表面端子電極6を有する実装エリア5、および裏面端子電極7を備えている。
パッケージP1cは、図7に示すように、パッケージ本体2の表面3における周辺側のうち、左側の短辺に沿って、前記同様の導体からなる凸部28を有し、図7で右側の短辺に沿って、セラミックからなり、平面視が長方形で且つ全体が細長い直方体を呈する凸部30を有している。該凸部30も、セラミックペーストspを、パッケージ本体2の表面3に複数回印刷した後、焼成することで形成されている。
Furthermore, FIG. 7 is a perspective view showing a package P1c which is a different form of the present invention. The package P1c also includes a package body 2 similar to the package P1s, a mounting area 5 having a plurality of front surface terminal electrodes 6, and a back surface terminal electrode 7.
As shown in FIG. 7, the package P1c has a convex portion 28 made of the same conductor as described above along the left short side of the peripheral side of the surface 3 of the package body 2, and the right side short in FIG. Along the side, there is a convex portion 30 that is made of ceramic, has a rectangular shape in plan view, and has an elongated rectangular parallelepiped shape as a whole. The convex portion 30 is also formed by printing the ceramic paste sp on the surface 3 of the package body 2 a plurality of times and then firing it.

図8は、前記パッケージP1の更に異なる変形形態であるパッケージP1dを示す斜視図である。該パッケージP1dも、前記同様のパッケージ本体2、複数の表面端子電極6を有する実装エリア5、および裏面端子電極7を備えている。
該パッケージP1dは、図8に示すように、パッケージ本体2の表面3における周辺側の4隅ごとに、前記同様の断面構造を有する導体からなり、平面が円形で且つ全体がほぼ円柱形を呈する凸部8rを有している。
FIG. 8 is a perspective view showing a package P1d which is a further different modification of the package P1. The package P1d also includes the same package body 2, a mounting area 5 having a plurality of front surface terminal electrodes 6, and a back surface terminal electrode 7.
As shown in FIG. 8, the package P1d is made of a conductor having the same cross-sectional structure at each of the four peripheral corners on the surface 3 of the package body 2, and has a circular plane and a substantially cylindrical shape as a whole. It has a convex portion 8r.

また、図9は、更に異なる形態であるパッケージP1eを示す斜視図である。
該パッケージP1eも、前記パッケージP1と同様のパッケージ本体2、複数の表面端子電極6を有する実装エリア5、および裏面端子電極7を備えている。
該パッケージP1eは、図9に示すように、パッケージ本体2の表面3における周辺側のうち、左側の短辺に沿って、前記同様の断面構造を有する導体からなり、平面視が細長い長円形で且つ全体が偏平な長円柱体を呈する凸部28rを有している。一方、右側の短辺における各コーナ(隅)には、前記同様の導体からなる凸部8rと、セラミックからなり、平面が円形で且つ全体がほぼ円柱形を呈する凸部29rとを有している。該凸部29rも、セラミックペーストを前記同様に印刷・焼成したものである。
FIG. 9 is a perspective view showing a package P1e having a further different form.
The package P1e also includes a package body 2 similar to the package P1, a mounting area 5 having a plurality of front surface terminal electrodes 6, and a back surface terminal electrode 7.
As shown in FIG. 9, the package P1e is made of a conductor having the same cross-sectional structure along the short side on the left side of the peripheral side of the surface 3 of the package body 2, and has an elongated oval shape in plan view. And it has the convex part 28r which exhibits the flat oblong body as a whole. On the other hand, each corner (corner) on the right short side has a convex portion 8r made of the same conductor as described above, and a convex portion 29r made of ceramic, having a circular plane and a substantially cylindrical shape as a whole. Yes. The convex portion 29r is also obtained by printing and firing a ceramic paste in the same manner as described above.

更に、図10は、別の異なる形態であるパッケージP1fを示す斜視図である。
該パッケージP1fも、前記パッケージP1と同様のパッケージ本体2、複数の表面端子電極6を有する実装エリア5、および裏面端子電極7を備えている。
該パッケージP1fは、図10に示すように、パッケージ本体2の表面3における周辺側のうち、左側の短辺に沿って、前記同様の導体からなる凸部28rを有し、右側の短辺に沿って、前記同様のセラミックからなる凸部29rを有している。
Furthermore, FIG. 10 is a perspective view showing a package P1f which is another different form.
The package P1f also includes a package body 2 similar to the package P1, a mounting area 5 having a plurality of front surface terminal electrodes 6, and a back surface terminal electrode 7.
As shown in FIG. 10, the package P1f has a convex portion 28r made of the same conductor along the left short side of the peripheral side of the surface 3 of the package body 2, and has a right side on the short side. Along this, a convex portion 29r made of the same ceramic as described above is provided.

以上のようなパッケージP1b〜P1fによれば、それらのパッケージ本体2の表面3における4隅、あるいは表面3において対向する一対の短辺の何れかに、2個〜4個の凸部8,8r,28,28r,29,29r,30,30rが形成され、少なくとも1個の凸部8,8r,28,28rが導体からなっている。
しかも、上記凸部8r,28,28r,29,29r,30,30rの高さ(h)も、実装エリア5に実装される前記電子部品C1の高さよりも高く設定されている。更に、導体からなる上記凸部8,8r,28,28rと実装エリア5内の表面端子電極6とが前記同様に導通されているため、前記電子部品C1を実装エリア5に実装した後、前記凸部8,8r,28,28r,29,29r,30,30rの間から、アンダーフィル剤を容易に充填でき、実装に伴う洗浄操作なども容易になし得ると共に、それらの検査も確実に行うことができる。
尚、実装エリア5に設ける前記表面端子電極6の数は、導体からなる凸部の数に応じて調整される。あるいは、表面端子電極6の一部を電気的に独立したものとし、残りの表面端子電極6と導体からなる凸部とを同数としても良い。
According to the packages P1b to P1f as described above, two to four convex portions 8 and 8r are provided at any one of four corners on the surface 3 of the package body 2 or a pair of short sides facing each other on the surface 3. , 28, 28r, 29, 29r, 30, 30r, and at least one convex portion 8, 8r, 28, 28r is made of a conductor.
Moreover, the height (h) of the convex portions 8r, 28, 28r, 29, 29r, 30, 30r is also set higher than the height of the electronic component C1 mounted in the mounting area 5. Further, since the convex portions 8, 8r, 28, 28r made of a conductor and the surface terminal electrode 6 in the mounting area 5 are electrically connected in the same manner as described above, after mounting the electronic component C1 in the mounting area 5, The underfill agent can be easily filled from between the convex portions 8, 8r, 28, 28r, 29, 29r, 30, 30r, the cleaning operation associated with the mounting can be easily performed, and the inspection is also performed reliably. be able to.
The number of the surface terminal electrodes 6 provided in the mounting area 5 is adjusted according to the number of convex portions made of a conductor. Alternatively, a part of the surface terminal electrode 6 may be electrically independent, and the remaining surface terminal electrode 6 and the convex portion made of a conductor may be the same number.

本発明は、前述した各形態のパッケージに限定されるものではない。
例えば、本発明によるパッケージおよび別のパッケージのパッケージ本体を、ガラス−セラミックなどの低温焼成セラミックからなるものとしたり、あるいはエポキシ系などの樹脂からなるものとしても良い。それらのパッケージ本体の表面の周辺側に形成する凸部は、主にCuまたはAgなどの導体からなる凸部としたり、前記セラミックからなる凸部、あるいは上記樹脂と同様の樹脂からなる凸部としても、前記同様の効果を奏することが可能である。
また、本発明のパッケージおよび別のパッケージのパッケージ本体は、平面視がほぼ正方形(矩形)を呈する形態としても良い。
The present invention is not limited to the package of each form described above.
For example, the package body of the present invention and another package may be made of a low-temperature fired ceramic such as glass-ceramic, or may be made of an epoxy resin or the like. The convex part formed on the peripheral side of the surface of the package body is a convex part mainly made of a conductor such as Cu or Ag, a convex part made of the ceramic, or a convex part made of a resin similar to the above resin. Also, it is possible to achieve the same effect as described above.
In addition, the package body of the present invention and another package may have a form in which the plan view is substantially square (rectangular).

更に、パッケージ本体の表面において、実装エリア内の前記表面端子電極と、導体からなる前記凸部とは、該パッケージ本体の表面に形成した表面配線層を介して、相互に導通を取るようにした形態としても良い。
また、別のパッケージのパッケージ本体も、本発明のパッケージにような平板の形態とし、その表面における4隅、あるいは表面において対向する一対の短辺または長辺の何れかに沿って、複数の前記同様の凸部を形成したものとしても良い。
加えて、前記凸部は、平面視でほぼ半円形、あるいはほぼD字形を呈し、それらの円弧形の曲面をパッケージ本体の表面の中央部に位置する実装エリア側に面するように配置した形態としても良い。
Furthermore, on the surface of the package main body, the surface terminal electrode in the mounting area and the convex portion made of a conductor are electrically connected to each other through a surface wiring layer formed on the surface of the package main body. It is good also as a form.
Further, the package body of another package is also in the form of a flat plate like the package of the present invention, and a plurality of the above-mentioned four corners on the surface or a pair of short sides or long sides facing each other on the surface. It is good also as what formed the same convex part.
In addition, the convex portion is substantially semicircular or substantially D-shaped in plan view, and the arc-shaped curved surface is arranged to face the mounting area side located at the center of the surface of the package body. It is good also as a form.

本発明による一形態のパッケージ、その上方に搭載される別のパッケージ、および、該別のパッケージのキャビティの開口部を封止する蓋板を示す斜視図。The perspective view which shows the package of one form by this invention, another package mounted on it, and the cover plate which seals the opening part of the cavity of this another package. 図1中のX−X線の矢視に沿った部分断面図。The fragmentary sectional view in alignment with the arrow of the XX in FIG. 上記パッケージの垂直断面図。The vertical sectional view of the said package. 上記パッケージに別のパッケージを搭載した積層体を示す垂直断面図。The vertical sectional view which shows the laminated body which mounted another package on the said package. 上記パッケージの変形形態であるパッケージを示す斜視図。The perspective view which shows the package which is a deformation | transformation form of the said package. 上記パッケージの異なる変形形態であるパッケージを示す斜視図。The perspective view which shows the package which is a different deformation | transformation form of the said package. 異なる変形形態のパッケージを示す斜視図。The perspective view which shows the package of a different deformation | transformation form. 更に異なる変形形態であるパッケージを示す斜視図。Furthermore, the perspective view which shows the package which is a different deformation | transformation form. 更に異なる形態であるパッケージを示す斜視図。Furthermore, the perspective view which shows the package which is a different form. 別の異なる形態であるパッケージを示す斜視図。The perspective view which shows the package which is another different form.

符号の説明Explanation of symbols

2………………………………パッケージ本体
3………………………………表面
4………………………………裏面
5………………………………実装エリア
6………………………………表面端子電極
8,8r,28,28r………導体からなる凸部
29,29r,30,30r…セラミック(絶縁材)からなる凸部
P1,P1a〜P1f………パッケージ
P2……………………………別のパッケージ
h………………………………高さ
C1,C2……………………電子部品
s1,s2……………………セラミック層(絶縁材)
2 ……………………………… Package body 3 ……………………………… Front side 4 ……………………………… Back side 5 ……………… ……………… Mounting area 6 ……………………………… Surface terminal electrode 8,8r, 28,28r ……… Convex part 29,29r, 30,30r… Ceramic (insulation) P1, P1a to P1f ……… Package P2 ………………………… Another package h ……………………………… Height C1, C2 …… ……………… Electronic parts s1, s2 …………………… Ceramic layer (insulating material)

Claims (5)

上方に別のパッケージが搭載されるパッケージであって、
平面視が矩形の表面および裏面を有し、絶縁材からなる平板のパッケージ本体と、
上記パッケージ本体の表面における中央部に配置された電子部品実装エリアと、
上記パッケージ本体の表面のうち、上記実装エリアを除いた周辺側に形成された複数の凸部と、を備え、
上記複数の凸部のうち、少なくとも1つは導体からなる、
ことを特徴とするパッケージ。
A package with another package on top,
A flat package body made of an insulating material having a rectangular front surface and back surface in plan view;
An electronic component mounting area disposed at the center of the surface of the package body,
Of the surface of the package body, comprising a plurality of convex portions formed on the peripheral side excluding the mounting area,
Of the plurality of convex portions, at least one is made of a conductor.
Package characterized by that.
前記凸部の高さは、前記実装エリアに実装される電子部品の高さよりも高い、
ことを特徴とする請求項1に記載のパッケージ。
The height of the convex portion is higher than the height of the electronic component mounted in the mounting area.
The package according to claim 1.
前記複数の凸部は、前記パッケージ本体の表面の四辺のうち、対向する一対の辺に沿って形成されている、
ことを特徴とする請求項1または2に記載のパッケージ。
The plurality of convex portions are formed along a pair of opposing sides among the four sides of the surface of the package body.
The package according to claim 1 or 2, wherein
前記複数の凸部は、前記パッケージ本体の表面における4隅に形成されている、
ことを特徴とする請求項1または2に記載のパッケージ。
The plurality of convex portions are formed at four corners on the surface of the package body.
The package according to claim 1 or 2, wherein
前記導体からなる凸部の何れかは、前記パッケージ本体の表面に形成され、前記実装エリアに実装される電子部品と接続される表面端子電極と導通している、
ことを特徴とする請求項1乃至4の何れか一項に記載のパッケージ。
Any of the convex portions made of the conductor is formed on the surface of the package body, and is electrically connected to the surface terminal electrode connected to the electronic component mounted in the mounting area.
The package according to any one of claims 1 to 4, characterized in that:
JP2008069075A 2008-03-18 2008-03-18 package Expired - Fee Related JP5192860B2 (en)

Priority Applications (1)

Application Number Priority Date Filing Date Title
JP2008069075A JP5192860B2 (en) 2008-03-18 2008-03-18 package

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
JP2008069075A JP5192860B2 (en) 2008-03-18 2008-03-18 package

Publications (2)

Publication Number Publication Date
JP2009224654A true JP2009224654A (en) 2009-10-01
JP5192860B2 JP5192860B2 (en) 2013-05-08

Family

ID=41241107

Family Applications (1)

Application Number Title Priority Date Filing Date
JP2008069075A Expired - Fee Related JP5192860B2 (en) 2008-03-18 2008-03-18 package

Country Status (1)

Country Link
JP (1) JP5192860B2 (en)

Families Citing this family (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
WO2021003755A1 (en) * 2019-07-09 2021-01-14 成都泰美克晶体技术有限公司 Polished quartz crystal frequency wafer with boss structure on edge

Citations (6)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JP2000174200A (en) * 1998-12-03 2000-06-23 Rohm Co Ltd Structure of multi-layer hybrid integrated circuit device and manufacture thereof
WO2001008223A1 (en) * 1999-07-22 2001-02-01 Seiko Epson Corporation Semiconductor device, method of manufacture thereof, circuit board, and electronic device
JP2004214403A (en) * 2002-12-27 2004-07-29 Fujitsu Ltd Stacked semiconductor device
JP2004289002A (en) * 2003-03-24 2004-10-14 Seiko Epson Corp Semiconductor device, semiconductor package, electronic device, electronic equipment, method for manufacturing semiconductor device and method for manufacturing electronic device
JP2005019814A (en) * 2003-06-27 2005-01-20 Seiko Epson Corp Semiconductor device and its manufacturing method, circuit board and electronic apparatus
JP2005511146A (en) * 2001-12-03 2005-04-28 アコーディス スペシャリティー ファイバーズ リミティド Wound dressing

Patent Citations (6)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JP2000174200A (en) * 1998-12-03 2000-06-23 Rohm Co Ltd Structure of multi-layer hybrid integrated circuit device and manufacture thereof
WO2001008223A1 (en) * 1999-07-22 2001-02-01 Seiko Epson Corporation Semiconductor device, method of manufacture thereof, circuit board, and electronic device
JP2005511146A (en) * 2001-12-03 2005-04-28 アコーディス スペシャリティー ファイバーズ リミティド Wound dressing
JP2004214403A (en) * 2002-12-27 2004-07-29 Fujitsu Ltd Stacked semiconductor device
JP2004289002A (en) * 2003-03-24 2004-10-14 Seiko Epson Corp Semiconductor device, semiconductor package, electronic device, electronic equipment, method for manufacturing semiconductor device and method for manufacturing electronic device
JP2005019814A (en) * 2003-06-27 2005-01-20 Seiko Epson Corp Semiconductor device and its manufacturing method, circuit board and electronic apparatus

Also Published As

Publication number Publication date
JP5192860B2 (en) 2013-05-08

Similar Documents

Publication Publication Date Title
KR20160110127A (en) Ceramic package, electronic component device, and method for manufacturing the electronic component device
US8723400B2 (en) Piezoelectric resonator device and manufacturing method therefor
JP5791283B2 (en) Electronic component storage package and electronic device including the same
US10985098B2 (en) Electronic component mounting substrate, electronic device, and electronic module
US9313888B2 (en) Package
JP5192860B2 (en) package
JP4439291B2 (en) Piezoelectric vibrator storage package and piezoelectric device
JP2012174713A (en) Electronic component housing package, and electronic equipment including the same
JP2013239555A (en) Package for housing electronic component element and manufacturing method of the same
JP2005236892A (en) Package for housing piezoelectric vibrator and piezoelectric device
JP3854095B2 (en) Multilayer circuit board
JP6993220B2 (en) Electronic component storage packages, electronic devices and electronic modules
JP2017084941A (en) Package for housing electronic component, electronic component and electronic module
JP2017063093A (en) Wiring board, electronic device, and electronic module
JP2007180080A (en) Ceramic package and manufacturing method therefor
JP6312256B2 (en) Electronic component storage package
JP5175078B2 (en) package
JP2004356391A (en) Package for encasing semiconductor element and semiconductor device
JP6813682B2 (en) Electronic component storage packages, electronic devices and electronic modules
JP2007124223A (en) Package for storing piezoelectric vibrator, and piezoelectric vibration device
JP2005244146A (en) Electronic-component housing package, electronic device, and mounting structure of electronic device
JP2009283645A (en) Wiring board and multiple patterning wiring board
JP4227477B2 (en) Electronic component mounting substrate, electronic device, and method of manufacturing electronic component mounting substrate
JP5832986B2 (en) package
JP2006237274A (en) Electronic part housing package and electronic device

Legal Events

Date Code Title Description
A621 Written request for application examination

Free format text: JAPANESE INTERMEDIATE CODE: A621

Effective date: 20101105

A977 Report on retrieval

Free format text: JAPANESE INTERMEDIATE CODE: A971007

Effective date: 20111024

A131 Notification of reasons for refusal

Free format text: JAPANESE INTERMEDIATE CODE: A131

Effective date: 20121016

A521 Request for written amendment filed

Free format text: JAPANESE INTERMEDIATE CODE: A523

Effective date: 20121206

TRDD Decision of grant or rejection written
A01 Written decision to grant a patent or to grant a registration (utility model)

Free format text: JAPANESE INTERMEDIATE CODE: A01

Effective date: 20130108

A61 First payment of annual fees (during grant procedure)

Free format text: JAPANESE INTERMEDIATE CODE: A61

Effective date: 20130201

R150 Certificate of patent or registration of utility model

Ref document number: 5192860

Country of ref document: JP

Free format text: JAPANESE INTERMEDIATE CODE: R150

Free format text: JAPANESE INTERMEDIATE CODE: R150

FPAY Renewal fee payment (event date is renewal date of database)

Free format text: PAYMENT UNTIL: 20160208

Year of fee payment: 3

R250 Receipt of annual fees

Free format text: JAPANESE INTERMEDIATE CODE: R250

R250 Receipt of annual fees

Free format text: JAPANESE INTERMEDIATE CODE: R250

R250 Receipt of annual fees

Free format text: JAPANESE INTERMEDIATE CODE: R250

R250 Receipt of annual fees

Free format text: JAPANESE INTERMEDIATE CODE: R250

R250 Receipt of annual fees

Free format text: JAPANESE INTERMEDIATE CODE: R250

R250 Receipt of annual fees

Free format text: JAPANESE INTERMEDIATE CODE: R250

LAPS Cancellation because of no payment of annual fees