JP2008061176A5 - - Google Patents
Download PDFInfo
- Publication number
- JP2008061176A5 JP2008061176A5 JP2006238832A JP2006238832A JP2008061176A5 JP 2008061176 A5 JP2008061176 A5 JP 2008061176A5 JP 2006238832 A JP2006238832 A JP 2006238832A JP 2006238832 A JP2006238832 A JP 2006238832A JP 2008061176 A5 JP2008061176 A5 JP 2008061176A5
- Authority
- JP
- Japan
- Prior art keywords
- input signal
- output
- level shift
- level
- signal
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Withdrawn
Links
- 238000006243 chemical reaction Methods 0.000 claims 6
Priority Applications (2)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| JP2006238832A JP2008061176A (ja) | 2006-09-04 | 2006-09-04 | レベルシフト装置 |
| US11/896,528 US7667520B2 (en) | 2006-09-04 | 2007-09-04 | Level shift device having reduced error in the duty ratio of the output signal |
Applications Claiming Priority (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| JP2006238832A JP2008061176A (ja) | 2006-09-04 | 2006-09-04 | レベルシフト装置 |
Publications (2)
| Publication Number | Publication Date |
|---|---|
| JP2008061176A JP2008061176A (ja) | 2008-03-13 |
| JP2008061176A5 true JP2008061176A5 (enExample) | 2009-09-10 |
Family
ID=39243372
Family Applications (1)
| Application Number | Title | Priority Date | Filing Date |
|---|---|---|---|
| JP2006238832A Withdrawn JP2008061176A (ja) | 2006-09-04 | 2006-09-04 | レベルシフト装置 |
Country Status (2)
| Country | Link |
|---|---|
| US (1) | US7667520B2 (enExample) |
| JP (1) | JP2008061176A (enExample) |
Families Citing this family (3)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| JP5074223B2 (ja) * | 2008-02-06 | 2012-11-14 | ルネサスエレクトロニクス株式会社 | レベルシフト回路及びそれを用いたドライバと表示装置 |
| JP4437166B2 (ja) | 2008-03-11 | 2010-03-24 | パナソニック株式会社 | 膜電極接合体 |
| WO2025121299A1 (ja) * | 2023-12-05 | 2025-06-12 | ヌヴォトンテクノロジージャパン株式会社 | レベルシフト回路及びレベルシフト方法 |
Family Cites Families (7)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| US5912574A (en) * | 1996-12-09 | 1999-06-15 | Sun Microsystems, Inc. | Dual loop PLL with secondary loop to achieve 50% duty cycle |
| JP3123952B2 (ja) * | 1997-09-30 | 2001-01-15 | 日本電気アイシーマイコンシステム株式会社 | 出力バッファ回路 |
| JP4327411B2 (ja) * | 2001-08-31 | 2009-09-09 | 株式会社ルネサステクノロジ | 半導体装置 |
| US6933755B2 (en) * | 2002-11-04 | 2005-08-23 | Lg Electronics Inc. | Output driving circuit for maintaining I/O signal duty ratios |
| US20050134355A1 (en) * | 2003-12-18 | 2005-06-23 | Masato Maede | Level shift circuit |
| JP4502767B2 (ja) * | 2004-09-29 | 2010-07-14 | 株式会社リコー | レベルシフト回路 |
| US7355446B2 (en) * | 2005-05-20 | 2008-04-08 | Samsung Electronics Co., Ltd. | Voltage conversion circuit with stable transition delay characteristic |
-
2006
- 2006-09-04 JP JP2006238832A patent/JP2008061176A/ja not_active Withdrawn
-
2007
- 2007-09-04 US US11/896,528 patent/US7667520B2/en not_active Expired - Fee Related
Similar Documents
| Publication | Publication Date | Title |
|---|---|---|
| WO2008116038A3 (en) | Cascode circuit employing a depletion-mode, gan-based fet | |
| JP2009054273A5 (enExample) | ||
| ATE404976T1 (de) | Schieberegisterschaltung mit zwei bootstrap- kondensatoren | |
| JP2011120222A5 (enExample) | ||
| JP2006303753A5 (enExample) | ||
| WO2010027915A3 (en) | Cmos level shifter circuit design | |
| JP2010283453A5 (enExample) | ||
| TW200735027A (en) | Shift register and image display apparatus containing the same | |
| JP2017175288A5 (enExample) | ||
| JP5845112B2 (ja) | スイッチ回路 | |
| WO2011026799A3 (en) | Coupling circuit, driver circuit and method for controlling a coupling circuit | |
| TW200746620A (en) | Limiter circuit | |
| WO2009027468A3 (en) | Signal level converter | |
| JP2015035466A5 (ja) | 入力保護回路、電子デバイス、リアルタイムクロックモジュール、電子機器及び移動体 | |
| TW200740118A (en) | High performance level shift circuit with low input voltage | |
| JP2011103607A5 (enExample) | ||
| JP2016510550A5 (enExample) | ||
| JP2012023533A5 (enExample) | ||
| TW200731669A (en) | Bootstrap inverter circuit | |
| JP2008061176A5 (enExample) | ||
| ATE497651T1 (de) | Elektronische schaltung | |
| WO2008105257A1 (ja) | 高周波回路 | |
| TW200740108A (en) | I/O circuit | |
| JP2011004309A5 (ja) | 差動信号受信回路 | |
| TW200737715A (en) | Low voltage output buffer and method for buffering digital output data |