JP2007537529A - 多重命令語処理装置におけるフィードバック接続の実行時間選択 - Google Patents
多重命令語処理装置におけるフィードバック接続の実行時間選択 Download PDFInfo
- Publication number
- JP2007537529A JP2007537529A JP2007512683A JP2007512683A JP2007537529A JP 2007537529 A JP2007537529 A JP 2007537529A JP 2007512683 A JP2007512683 A JP 2007512683A JP 2007512683 A JP2007512683 A JP 2007512683A JP 2007537529 A JP2007537529 A JP 2007537529A
- Authority
- JP
- Japan
- Prior art keywords
- result data
- register file
- register
- identifier
- issue
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Granted
Links
- 238000004891 communication Methods 0.000 claims abstract description 53
- 238000012545 processing Methods 0.000 claims abstract description 52
- 238000012546 transfer Methods 0.000 claims abstract description 16
- 238000011156 evaluation Methods 0.000 claims description 5
- 238000010586 diagram Methods 0.000 description 7
- 238000013461 design Methods 0.000 description 3
- XUIMIQQOPSSXEZ-UHFFFAOYSA-N Silicon Chemical compound [Si] XUIMIQQOPSSXEZ-UHFFFAOYSA-N 0.000 description 2
- 238000005516 engineering process Methods 0.000 description 2
- 229910052710 silicon Inorganic materials 0.000 description 2
- 239000010703 silicon Substances 0.000 description 2
- 238000004364 calculation method Methods 0.000 description 1
- 230000000295 complement effect Effects 0.000 description 1
- 230000008878 coupling Effects 0.000 description 1
- 238000010168 coupling process Methods 0.000 description 1
- 238000005859 coupling reaction Methods 0.000 description 1
- 230000003111 delayed effect Effects 0.000 description 1
- 230000007246 mechanism Effects 0.000 description 1
- 230000007704 transition Effects 0.000 description 1
Images
Classifications
-
- G—PHYSICS
- G06—COMPUTING; CALCULATING OR COUNTING
- G06F—ELECTRIC DIGITAL DATA PROCESSING
- G06F9/00—Arrangements for program control, e.g. control units
- G06F9/06—Arrangements for program control, e.g. control units using stored programs, i.e. using an internal store of processing equipment to receive or retain programs
- G06F9/30—Arrangements for executing machine instructions, e.g. instruction decode
- G06F9/38—Concurrent instruction execution, e.g. pipeline or look ahead
- G06F9/3824—Operand accessing
-
- G—PHYSICS
- G06—COMPUTING; CALCULATING OR COUNTING
- G06F—ELECTRIC DIGITAL DATA PROCESSING
- G06F9/00—Arrangements for program control, e.g. control units
- G06F9/06—Arrangements for program control, e.g. control units using stored programs, i.e. using an internal store of processing equipment to receive or retain programs
-
- G—PHYSICS
- G06—COMPUTING; CALCULATING OR COUNTING
- G06F—ELECTRIC DIGITAL DATA PROCESSING
- G06F9/00—Arrangements for program control, e.g. control units
- G06F9/06—Arrangements for program control, e.g. control units using stored programs, i.e. using an internal store of processing equipment to receive or retain programs
- G06F9/30—Arrangements for executing machine instructions, e.g. instruction decode
- G06F9/30003—Arrangements for executing specific machine instructions
- G06F9/30072—Arrangements for executing specific machine instructions to perform conditional operations, e.g. using predicates or guards
-
- G—PHYSICS
- G06—COMPUTING; CALCULATING OR COUNTING
- G06F—ELECTRIC DIGITAL DATA PROCESSING
- G06F9/00—Arrangements for program control, e.g. control units
- G06F9/06—Arrangements for program control, e.g. control units using stored programs, i.e. using an internal store of processing equipment to receive or retain programs
- G06F9/30—Arrangements for executing machine instructions, e.g. instruction decode
- G06F9/38—Concurrent instruction execution, e.g. pipeline or look ahead
-
- G—PHYSICS
- G06—COMPUTING; CALCULATING OR COUNTING
- G06F—ELECTRIC DIGITAL DATA PROCESSING
- G06F9/00—Arrangements for program control, e.g. control units
- G06F9/06—Arrangements for program control, e.g. control units using stored programs, i.e. using an internal store of processing equipment to receive or retain programs
- G06F9/30—Arrangements for executing machine instructions, e.g. instruction decode
- G06F9/38—Concurrent instruction execution, e.g. pipeline or look ahead
- G06F9/3836—Instruction issuing, e.g. dynamic instruction scheduling or out of order instruction execution
-
- G—PHYSICS
- G06—COMPUTING; CALCULATING OR COUNTING
- G06F—ELECTRIC DIGITAL DATA PROCESSING
- G06F9/00—Arrangements for program control, e.g. control units
- G06F9/06—Arrangements for program control, e.g. control units using stored programs, i.e. using an internal store of processing equipment to receive or retain programs
- G06F9/30—Arrangements for executing machine instructions, e.g. instruction decode
- G06F9/38—Concurrent instruction execution, e.g. pipeline or look ahead
- G06F9/3854—Instruction completion, e.g. retiring, committing or graduating
- G06F9/3858—Result writeback, i.e. updating the architectural state or memory
-
- G—PHYSICS
- G06—COMPUTING; CALCULATING OR COUNTING
- G06F—ELECTRIC DIGITAL DATA PROCESSING
- G06F9/00—Arrangements for program control, e.g. control units
- G06F9/06—Arrangements for program control, e.g. control units using stored programs, i.e. using an internal store of processing equipment to receive or retain programs
- G06F9/30—Arrangements for executing machine instructions, e.g. instruction decode
- G06F9/38—Concurrent instruction execution, e.g. pipeline or look ahead
- G06F9/3854—Instruction completion, e.g. retiring, committing or graduating
- G06F9/3858—Result writeback, i.e. updating the architectural state or memory
- G06F9/38585—Result writeback, i.e. updating the architectural state or memory with result invalidation, e.g. nullification
-
- G—PHYSICS
- G06—COMPUTING; CALCULATING OR COUNTING
- G06F—ELECTRIC DIGITAL DATA PROCESSING
- G06F9/00—Arrangements for program control, e.g. control units
- G06F9/06—Arrangements for program control, e.g. control units using stored programs, i.e. using an internal store of processing equipment to receive or retain programs
- G06F9/30—Arrangements for executing machine instructions, e.g. instruction decode
- G06F9/38—Concurrent instruction execution, e.g. pipeline or look ahead
- G06F9/3885—Concurrent instruction execution, e.g. pipeline or look ahead using a plurality of independent parallel functional units
Landscapes
- Engineering & Computer Science (AREA)
- Software Systems (AREA)
- Theoretical Computer Science (AREA)
- Physics & Mathematics (AREA)
- General Engineering & Computer Science (AREA)
- General Physics & Mathematics (AREA)
- Executing Machine-Instructions (AREA)
- Advance Control (AREA)
- Multi Processors (AREA)
Abstract
Description
Claims (12)
- 複数の命令を有する多重命令語を実行するよう配置され、前記複数の命令の並列実行のために配置された複数の発行スロットと、該複数の発行スロットによりアクセス可能なレジスタファイルと、前記複数の発行スロット及び前記レジスタファイルの結合のための通信ネットワークとを有する処理装置であって、
更に、第1の発行スロットによって作られた第1の結果データの妥当性に関する第1の識別子と、第2の発行スロットによって作られた第2の結果データの妥当性に関する第2の識別子とを作るよう配置され、
前記通信ネットワークは、前記第1の識別子及び前記第2の識別子を用いることにより、単一のプロセッサ周期で、前記レジスタファイルのレジスタへの前記第1の結果データ又は前記第2の結果データのいずれか一方の転送を動的に制御するよう配置された少なくとも1つの選択回路を有する、
ことを特徴とする処理装置。 - 前記少なくとも1つの選択回路は、更に、前記第1の識別子及び前記第2の識別子を用いることにより、単一のプロセッサ周期で、前記レジスタファイルの前記レジスタへの結果無しデータの転送を動的に制御するよう配置される、ことを特徴とする請求項1記載の処理装置。
- 前記少なくとも1つの選択回路は、前記第1及び第2の発行スロットの出力へ夫々結合される、ことを特徴とする請求項1記載の処理装置。
- 前記通信ネットワークは、共用通信チャネルを介して前記第1の結果データ又は前記第2の結果データのいずれか一方を転送するよう配置される、ことを特徴とする請求項3記載の処理装置。
- 前記少なくとも1つの選択回路は、前記レジスタファイルの入力へ結合される、ことを特徴とする請求項1記載の処理装置。
- 前記第1の結果データは、第1の条件付き演算に対応し、前記第2の結果データは、第2の条件付き演算に対応し、前記第1及び第2の条件付き演算は、相互排他的な条件を有し、
前記第1の識別子は、前記第1の条件付き演算の条件の評価に従って設定され、前記第2の識別子は、前記第2の条件付き演算の条件の評価に従って設定される、
ことを特徴とする請求項1記載の処理装置。 - 前記第1及び第2の発行スロットは、前記結果データの妥当性に関して前記第1及び第2の識別子を作るよう夫々配置される、ことを特徴とする請求項6記載の処理装置。
- 前記選択回路は、更に、多重命令語から導出された制御情報を用いて、前記レジスタファイルへの、第1の発行スロットからの第1の結果データ又は第2の発行スロットからの第2の結果データのいずれか一方の転送を静的に制御するよう配置される、ことを特徴とする請求項1記載の処理装置。
- 前記通信ネットワークは、前記レジスタファイルの入力へ結合された第2の選択回路を更に有する、ことを特徴とする請求項3記載の処理装置。
- 前記レジスタファイルは、分散レジスタファイルである、ことを特徴とする請求項1記載の処理装置。
- 前記通信ネットワークは、部分的に接続された通信ネットワークである、ことを特徴とする請求項1記載の処理装置。
- 前記少なくとも1つの選択回路は、更に、前記結果データの妥当性に関する対応する識別子を用いることにより、単一のプロセッサ周期で、前記レジスタファイルのレジスタへの少なくとも第3の結果データの転送を動的に制御するよう配置される、ことを特徴とする請求項1記載の処理装置。
Applications Claiming Priority (3)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
EP04102109.8 | 2004-05-13 | ||
EP04102109 | 2004-05-13 | ||
PCT/IB2005/051502 WO2005111793A2 (en) | 2004-05-13 | 2005-05-09 | Run-time selection of feed-back connections in a multiple-instruction word processor |
Publications (3)
Publication Number | Publication Date |
---|---|
JP2007537529A true JP2007537529A (ja) | 2007-12-20 |
JP2007537529A5 JP2007537529A5 (ja) | 2011-09-01 |
JP5989293B2 JP5989293B2 (ja) | 2016-10-05 |
Family
ID=34966680
Family Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
JP2007512683A Expired - Fee Related JP5989293B2 (ja) | 2004-05-13 | 2005-05-09 | 多重命令語処理装置におけるフィードバック接続の実行時間選択 |
Country Status (6)
Country | Link |
---|---|
US (1) | US7937572B2 (ja) |
EP (1) | EP1751655A2 (ja) |
JP (1) | JP5989293B2 (ja) |
KR (1) | KR101147190B1 (ja) |
CN (1) | CN1950797A (ja) |
WO (1) | WO2005111793A2 (ja) |
Families Citing this family (4)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US9250916B2 (en) * | 2013-03-12 | 2016-02-02 | International Business Machines Corporation | Chaining between exposed vector pipelines |
CN104317555B (zh) * | 2014-10-15 | 2017-03-15 | 中国航天科技集团公司第九研究院第七七一研究所 | Simd处理器中写合并和写撤销的处理装置和方法 |
US10423218B1 (en) | 2018-03-12 | 2019-09-24 | Micron Technology, Inc. | Power management integrated circuit with in situ non-volatile programmability |
US10802754B2 (en) * | 2018-03-12 | 2020-10-13 | Micron Technology, Inc. | Hardware-based power management integrated circuit register file write protection |
Citations (4)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US5471593A (en) * | 1989-12-11 | 1995-11-28 | Branigin; Michael H. | Computer processor with an efficient means of executing many instructions simultaneously |
JPH0926878A (ja) * | 1995-07-12 | 1997-01-28 | Mitsubishi Electric Corp | データ処理装置 |
JP2001515628A (ja) * | 1997-12-29 | 2001-09-18 | トリメディア テクノロジーズ インコーポレイテッド | 極長命令語(vliw)プロセッサ |
JP2002116916A (ja) * | 2000-10-04 | 2002-04-19 | Internatl Business Mach Corp <Ibm> | プログラムの最適化方法及びこれを用いたコンパイラ |
Family Cites Families (16)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US4833599A (en) * | 1987-04-20 | 1989-05-23 | Multiflow Computer, Inc. | Hierarchical priority branch handling for parallel execution in a parallel processor |
DE69129569T2 (de) * | 1990-09-05 | 1999-02-04 | Philips Electronics N.V., Eindhoven | Maschine mit sehr langem Befehlswort für leistungsfähige Durchführung von Programmen mit bedingten Verzweigungen |
US5673427A (en) * | 1994-03-01 | 1997-09-30 | Intel Corporation | Packing valid micro operations received from a parallel decoder into adjacent locations of an output queue |
US5581717A (en) * | 1994-03-01 | 1996-12-03 | Intel Corporation | Decoding circuit and method providing immediate data for a micro-operation issued from a decoder |
US5668985A (en) * | 1994-03-01 | 1997-09-16 | Intel Corporation | Decoder having a split queue system for processing intstructions in a first queue separate from their associated data processed in a second queue |
US5659722A (en) * | 1994-04-28 | 1997-08-19 | International Business Machines Corporation | Multiple condition code branching system in a multi-processor environment |
JPH1124929A (ja) * | 1997-06-30 | 1999-01-29 | Sony Corp | 演算処理装置およびその方法 |
US7272703B2 (en) * | 1997-08-01 | 2007-09-18 | Micron Technology, Inc. | Program controlled embedded-DRAM-DSP architecture and methods |
US6157988A (en) * | 1997-08-01 | 2000-12-05 | Micron Technology, Inc. | Method and apparatus for high performance branching in pipelined microsystems |
JP3472504B2 (ja) * | 1998-03-11 | 2003-12-02 | 松下電器産業株式会社 | 命令解読方法、命令解読装置及びデータ処理装置 |
US6535984B1 (en) * | 1998-11-25 | 2003-03-18 | Texas Instruments Incorporated | Power reduction for multiple-instruction-word processors with proxy NOP instructions |
US6442678B1 (en) * | 1998-12-31 | 2002-08-27 | Intel Corporation | Method and apparatus for providing data to a processor pipeline |
US6513109B1 (en) * | 1999-08-31 | 2003-01-28 | International Business Machines Corporation | Method and apparatus for implementing execution predicates in a computer processing system |
US7269719B2 (en) * | 2002-10-30 | 2007-09-11 | Stmicroelectronics, Inc. | Predicated execution using operand predicates |
US7159103B2 (en) * | 2003-03-24 | 2007-01-02 | Infineon Technologies Ag | Zero-overhead loop operation in microprocessor having instruction buffer |
US20040210886A1 (en) * | 2003-04-15 | 2004-10-21 | Sverre Jarp | Optimized switch statement code employing predicates |
-
2005
- 2005-05-09 KR KR1020067023589A patent/KR101147190B1/ko not_active IP Right Cessation
- 2005-05-09 JP JP2007512683A patent/JP5989293B2/ja not_active Expired - Fee Related
- 2005-05-09 EP EP05734892A patent/EP1751655A2/en not_active Withdrawn
- 2005-05-09 CN CNA2005800149547A patent/CN1950797A/zh active Pending
- 2005-05-09 WO PCT/IB2005/051502 patent/WO2005111793A2/en not_active Application Discontinuation
- 2005-05-09 US US11/568,984 patent/US7937572B2/en not_active Expired - Fee Related
Patent Citations (4)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US5471593A (en) * | 1989-12-11 | 1995-11-28 | Branigin; Michael H. | Computer processor with an efficient means of executing many instructions simultaneously |
JPH0926878A (ja) * | 1995-07-12 | 1997-01-28 | Mitsubishi Electric Corp | データ処理装置 |
JP2001515628A (ja) * | 1997-12-29 | 2001-09-18 | トリメディア テクノロジーズ インコーポレイテッド | 極長命令語(vliw)プロセッサ |
JP2002116916A (ja) * | 2000-10-04 | 2002-04-19 | Internatl Business Mach Corp <Ibm> | プログラムの最適化方法及びこれを用いたコンパイラ |
Non-Patent Citations (1)
Title |
---|
JPN6012067770; 池井 満: IA-64プロセッサ基本講座 第1版, 20000825, 93頁〜103頁, 株式会社オーム社 * |
Also Published As
Publication number | Publication date |
---|---|
JP5989293B2 (ja) | 2016-10-05 |
EP1751655A2 (en) | 2007-02-14 |
WO2005111793A3 (en) | 2006-08-17 |
US7937572B2 (en) | 2011-05-03 |
KR101147190B1 (ko) | 2012-05-25 |
CN1950797A (zh) | 2007-04-18 |
KR20070022260A (ko) | 2007-02-26 |
US20070174590A1 (en) | 2007-07-26 |
WO2005111793A2 (en) | 2005-11-24 |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
US6490673B1 (en) | Processor, compiling apparatus, and compile program recorded on a recording medium | |
KR100236527B1 (ko) | 벡터 레지스터의 복수 뱅크를 사용한 단일 명령복수 데이터 처 리 | |
US6839828B2 (en) | SIMD datapath coupled to scalar/vector/address/conditional data register file with selective subpath scalar processing mode | |
US6826674B1 (en) | Program product and data processor | |
US7574583B2 (en) | Processing apparatus including dedicated issue slot for loading immediate value, and processing method therefor | |
JPH0728761A (ja) | 非対称ベクトルマルチプロセッサ | |
JP3781519B2 (ja) | プロセッサの命令制御機構 | |
JP5989293B2 (ja) | 多重命令語処理装置におけるフィードバック接続の実行時間選択 | |
JP4828409B2 (ja) | タイムステーショナリプロセッサにおける条件動作のためのサポート | |
CN113703845B (zh) | 一种基于risc-v的可重构嵌入式处理器微架构及其工作方法 | |
JP5122277B2 (ja) | データ処理方法、処理装置、多重命令ワードセット生成方法、コンパイラプログラム | |
CN110045989B (zh) | 一种动态切换式低功耗处理器 | |
JP2006164279A (ja) | プロセッサ・アーキテクチャ | |
KR101099828B1 (ko) | 프로세싱 시스템, 이 프로세싱 시스템에 의해서 인스트럭션의 집합을 실행하는 vliw 프로세서, 방법 및 컴퓨터 판독가능한 저장 매체 | |
JP2006520957A (ja) | マルチプロセッサシステムのタイプ変換ユニット | |
WO2005036384A2 (en) | Instruction encoding for vliw processors | |
JP2000099329A (ja) | プロセッサ | |
JP2001195252A (ja) | マスク技術による無効で分岐効率向上を図るプロセッサ |
Legal Events
Date | Code | Title | Description |
---|---|---|---|
RD03 | Notification of appointment of power of attorney |
Free format text: JAPANESE INTERMEDIATE CODE: A7423 Effective date: 20071024 |
|
A621 | Written request for application examination |
Free format text: JAPANESE INTERMEDIATE CODE: A621 Effective date: 20080403 |
|
A977 | Report on retrieval |
Free format text: JAPANESE INTERMEDIATE CODE: A971007 Effective date: 20110104 |
|
A131 | Notification of reasons for refusal |
Free format text: JAPANESE INTERMEDIATE CODE: A131 Effective date: 20110114 |
|
A601 | Written request for extension of time |
Free format text: JAPANESE INTERMEDIATE CODE: A601 Effective date: 20110414 |
|
A711 | Notification of change in applicant |
Free format text: JAPANESE INTERMEDIATE CODE: A711 Effective date: 20110419 |
|
A602 | Written permission of extension of time |
Free format text: JAPANESE INTERMEDIATE CODE: A602 Effective date: 20110421 |
|
A601 | Written request for extension of time |
Free format text: JAPANESE INTERMEDIATE CODE: A601 Effective date: 20110516 |
|
A602 | Written permission of extension of time |
Free format text: JAPANESE INTERMEDIATE CODE: A602 Effective date: 20110523 |
|
A601 | Written request for extension of time |
Free format text: JAPANESE INTERMEDIATE CODE: A601 Effective date: 20110613 |
|
A602 | Written permission of extension of time |
Free format text: JAPANESE INTERMEDIATE CODE: A602 Effective date: 20110620 |
|
A524 | Written submission of copy of amendment under article 19 pct |
Free format text: JAPANESE INTERMEDIATE CODE: A524 Effective date: 20110714 |
|
RD03 | Notification of appointment of power of attorney |
Free format text: JAPANESE INTERMEDIATE CODE: A7423 Effective date: 20110817 |
|
A131 | Notification of reasons for refusal |
Free format text: JAPANESE INTERMEDIATE CODE: A131 Effective date: 20120410 |
|
A521 | Request for written amendment filed |
Free format text: JAPANESE INTERMEDIATE CODE: A523 Effective date: 20120411 |
|
A521 | Request for written amendment filed |
Free format text: JAPANESE INTERMEDIATE CODE: A523 Effective date: 20120424 |
|
A521 | Request for written amendment filed |
Free format text: JAPANESE INTERMEDIATE CODE: A523 Effective date: 20120710 |
|
A02 | Decision of refusal |
Free format text: JAPANESE INTERMEDIATE CODE: A02 Effective date: 20130104 |
|
A521 | Request for written amendment filed |
Free format text: JAPANESE INTERMEDIATE CODE: A523 Effective date: 20130502 |
|
A911 | Transfer to examiner for re-examination before appeal (zenchi) |
Free format text: JAPANESE INTERMEDIATE CODE: A911 Effective date: 20130619 |
|
A912 | Re-examination (zenchi) completed and case transferred to appeal board |
Free format text: JAPANESE INTERMEDIATE CODE: A912 Effective date: 20130913 |
|
A601 | Written request for extension of time |
Free format text: JAPANESE INTERMEDIATE CODE: A601 Effective date: 20140108 |
|
A602 | Written permission of extension of time |
Free format text: JAPANESE INTERMEDIATE CODE: A602 Effective date: 20140115 |
|
A601 | Written request for extension of time |
Free format text: JAPANESE INTERMEDIATE CODE: A601 Effective date: 20140210 |
|
A602 | Written permission of extension of time |
Free format text: JAPANESE INTERMEDIATE CODE: A602 Effective date: 20140217 |
|
A601 | Written request for extension of time |
Free format text: JAPANESE INTERMEDIATE CODE: A601 Effective date: 20140310 |
|
A602 | Written permission of extension of time |
Free format text: JAPANESE INTERMEDIATE CODE: A602 Effective date: 20140313 |
|
A711 | Notification of change in applicant |
Free format text: JAPANESE INTERMEDIATE CODE: A711 Effective date: 20140815 |
|
A521 | Request for written amendment filed |
Free format text: JAPANESE INTERMEDIATE CODE: A821 Effective date: 20140815 |
|
A601 | Written request for extension of time |
Free format text: JAPANESE INTERMEDIATE CODE: A601 Effective date: 20150803 |
|
A521 | Request for written amendment filed |
Free format text: JAPANESE INTERMEDIATE CODE: A523 Effective date: 20151116 |
|
A521 | Request for written amendment filed |
Free format text: JAPANESE INTERMEDIATE CODE: A523 Effective date: 20160606 |
|
A61 | First payment of annual fees (during grant procedure) |
Free format text: JAPANESE INTERMEDIATE CODE: A61 Effective date: 20160810 |
|
R150 | Certificate of patent or registration of utility model |
Ref document number: 5989293 Country of ref document: JP Free format text: JAPANESE INTERMEDIATE CODE: R150 |
|
LAPS | Cancellation because of no payment of annual fees |