JP2007274681A5 - - Google Patents

Download PDF

Info

Publication number
JP2007274681A5
JP2007274681A5 JP2007058450A JP2007058450A JP2007274681A5 JP 2007274681 A5 JP2007274681 A5 JP 2007274681A5 JP 2007058450 A JP2007058450 A JP 2007058450A JP 2007058450 A JP2007058450 A JP 2007058450A JP 2007274681 A5 JP2007274681 A5 JP 2007274681A5
Authority
JP
Japan
Prior art keywords
circuit
output
stage
delay circuit
delay
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Withdrawn
Application number
JP2007058450A
Other languages
English (en)
Japanese (ja)
Other versions
JP2007274681A (ja
Filing date
Publication date
Application filed filed Critical
Priority to JP2007058450A priority Critical patent/JP2007274681A/ja
Priority claimed from JP2007058450A external-priority patent/JP2007274681A/ja
Publication of JP2007274681A publication Critical patent/JP2007274681A/ja
Publication of JP2007274681A5 publication Critical patent/JP2007274681A5/ja
Withdrawn legal-status Critical Current

Links

JP2007058450A 2006-03-09 2007-03-08 パルス発生回路 Withdrawn JP2007274681A (ja)

Priority Applications (1)

Application Number Priority Date Filing Date Title
JP2007058450A JP2007274681A (ja) 2006-03-09 2007-03-08 パルス発生回路

Applications Claiming Priority (2)

Application Number Priority Date Filing Date Title
JP2006064597 2006-03-09
JP2007058450A JP2007274681A (ja) 2006-03-09 2007-03-08 パルス発生回路

Publications (2)

Publication Number Publication Date
JP2007274681A JP2007274681A (ja) 2007-10-18
JP2007274681A5 true JP2007274681A5 (enExample) 2010-04-08

Family

ID=38676931

Family Applications (1)

Application Number Title Priority Date Filing Date
JP2007058450A Withdrawn JP2007274681A (ja) 2006-03-09 2007-03-08 パルス発生回路

Country Status (1)

Country Link
JP (1) JP2007274681A (enExample)

Families Citing this family (2)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JP2009239894A (ja) 2008-03-03 2009-10-15 Seiko Epson Corp パルス発生回路及び通信装置
CN120567104B (zh) * 2025-07-30 2025-11-21 中国人民解放军国防科技大学 抗单粒子翻转加固的cml锁存器、二分频电路及设备

Similar Documents

Publication Publication Date Title
JP2010246092A5 (enExample)
TW200631321A (en) Exclusive-or and/or exclusive-nor circuits including output switches and related methods
TW200641595A (en) Peripheral component interconnect express and changing method of link power states thereof
TW200620839A (en) Digital frequency locked delay line
TW200742256A (en) Oscillation circuit, power circuit, display device, and portable terminal
EP2204874A3 (en) Vertical bus circuits
WO2009001760A1 (ja) データ伝送システムと方法並びに該データ伝送システムを備えた電子機器
CN111176609B (zh) 乘法器及其操作的方法
ZA201106621B (en) Wireless two-way transmission of serial data signals between an electronic device and a power meter
TW200636669A (en) Bidirectional shift register
CN111030703B (zh) 一种高速串行发送电路及其电源抖动补偿电路
WO2009034600A1 (ja) 集積回路およびノイズ測定方法
WO2009047983A1 (ja) データ処理装置
Saha et al. Design of high speed vedic multiplier for decimal number system
WO2009063948A1 (ja) Ｍ系列発生回路及びその提供方法並びにｍ系列発生回路を用いるランダムエラー発生装置
JP2008210380A5 (enExample)
GB733350A (en) Electrical apparatus for the production of electrical impulses representing the product of two numbers to be multiplied
CN103647528B (zh) 非交叠时钟产生电路
JP2008146625A5 (enExample)
GB2623207A (en) Circuitry for performing a multiply-accumulate operation
JP2007274680A5 (enExample)
CN107562662A (zh) 一种将spi信号转换为ssi信号的转换方法及电路
CN101431883B (zh) 传输低电磁干扰信号的装置和方法
WO2005086675A3 (en) Arithmetic circuit with balanced logic levels for low-power operation
CN115037285B (zh) 时钟校准装置、设备及方法