JP2007157787A5 - - Google Patents

Download PDF

Info

Publication number
JP2007157787A5
JP2007157787A5 JP2005347120A JP2005347120A JP2007157787A5 JP 2007157787 A5 JP2007157787 A5 JP 2007157787A5 JP 2005347120 A JP2005347120 A JP 2005347120A JP 2005347120 A JP2005347120 A JP 2005347120A JP 2007157787 A5 JP2007157787 A5 JP 2007157787A5
Authority
JP
Japan
Prior art keywords
layer
adhesive member
flexible substrate
element forming
layers
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Granted
Application number
JP2005347120A
Other languages
Japanese (ja)
Other versions
JP2007157787A (en
JP5008299B2 (en
Filing date
Publication date
Application filed filed Critical
Priority to JP2005347120A priority Critical patent/JP5008299B2/en
Priority claimed from JP2005347120A external-priority patent/JP5008299B2/en
Publication of JP2007157787A publication Critical patent/JP2007157787A/en
Publication of JP2007157787A5 publication Critical patent/JP2007157787A5/ja
Application granted granted Critical
Publication of JP5008299B2 publication Critical patent/JP5008299B2/en
Expired - Fee Related legal-status Critical Current
Anticipated expiration legal-status Critical

Links

Claims (10)

基板上に剥離層を形成し、
前記剥離層上に素子形成層を形成し、
前記素子形成層の一方の面に粘着部材を貼り付け、
前記基板と前記粘着部材が貼り付けられた前記素子形成層とを分離し、
前記素子形成層及び前記粘着部材を複数に分断し、
前記複数の素子形成層を前記粘着部材を用いてシートに貼り付け、
前記複数の素子形成層の他方の面に第1の可撓性基板を接着し、
前記複数の素子形成層から前記粘着部材を剥離し、
前記複数の素子形成層の一方の面に第2の可撓性基板を接着することを特徴とする半導体装置の作製方法。
Forming a release layer on the substrate,
The element formation layer is formed on the release layer,
Adhering an adhesive member to one surface of the element forming layer,
Separating the substrate and the element forming layer to which the adhesive member is attached;
Dividing the element forming layer and the adhesive member into a plurality of parts ,
The plurality of element forming layers are attached to a sheet using the adhesive member,
Bonding a first flexible substrate to the other surface of the plurality of element formation layers ;
Peeling off the adhesive member from the plurality of element forming layers ,
A method for manufacturing a semiconductor device , wherein a second flexible substrate is bonded to one surface of the plurality of element formation layers .
基板上に剥離層を形成し、
前記剥離層上に素子形成層を形成し、
前記素子形成層の一方の面に粘着部材を貼り付け、
前記基板と前記粘着部材が貼り付けられた前記素子形成層とを分離し、
前記素子形成層及び前記粘着部材を複数に分断し、
前記複数の素子形成層を前記粘着部材を用いてシートに貼り付け、
前記複数の素子形成層の他方の面に、前記粘着部材より粘着力の高い第1の粘着層を用いて第1の可撓性基板を接着し、
前記複数の素子形成層から前記粘着部材を剥離し、
前記複数の素子形成層の一方の面及び前記第1の可撓性基板に、第2の粘着層を用いて第2の可撓性基板を接着することを特徴とする半導体装置の作製方法。
Forming a release layer on the substrate,
The element formation layer is formed on the release layer,
Adhering an adhesive member to one surface of the element forming layer,
Separating the substrate and the element forming layer to which the adhesive member is attached;
Dividing the element forming layer and the adhesive member into a plurality of parts ,
The plurality of element forming layers are attached to a sheet using the adhesive member,
Adhering the first flexible substrate to the other surface of the plurality of element forming layers using a first adhesive layer having higher adhesive force than the adhesive member,
Peeling off the adhesive member from the plurality of element forming layers ,
A method for manufacturing a semiconductor device , comprising: bonding a second flexible substrate to one surface of the plurality of element formation layers and the first flexible substrate using a second adhesive layer.
基板上に剥離層を形成し、
前記剥離層上に素子形成層を形成し、
前記素子形成層の一方の面に粘着部材を貼り付け、
前記基板と前記粘着部材が貼り付けられた前記素子形成層とを分離し、
前記素子形成層及び前記粘着部材を複数に分断し、
前記複数の素子形成層を前記粘着部材を用いてシートに貼り付け、
前記複数の素子形成層の他方の面に第1の可撓性基板を接着し、
前記複数の素子形成層から前記粘着部材を剥離し、
前記複数の素子形成層の一方の面に第2の可撓性基板を接着し、
前記第1の可撓性基板及び前記第2の可撓性基板が接着する領域において分断することを特徴とする半導体装置の作製方法。
Forming a release layer on the substrate,
The element formation layer is formed on the release layer,
Adhering an adhesive member to one surface of the element forming layer,
Separating the substrate and the element forming layer to which the adhesive member is attached;
Dividing the element forming layer and the adhesive member into a plurality of parts ,
The plurality of element forming layers are attached to a sheet using the adhesive member,
Bonding a first flexible substrate to the other surface of the plurality of element formation layers ;
Peeling off the adhesive member from the plurality of element forming layers ,
Bonding a second flexible substrate to one surface of the plurality of element formation layers ;
A method for manufacturing a semiconductor device, wherein the first flexible substrate and the second flexible substrate are divided at a region where the first flexible substrate and the second flexible substrate are bonded to each other.
基板上に剥離層を形成し、
前記剥離層上に素子形成層を形成し、
前記素子形成層の一方の面に粘着部材を貼り付け、
前記基板と前記粘着部材が貼り付けられた前記素子形成層とを分離し、
前記素子形成層及び前記粘着部材を複数に分断し、
前記複数の素子形成層を前記粘着部材を用いてシートに貼り付け、
前記複数の素子形成層の他方の面に、前記粘着部材より粘着力の高い第1の粘着層を用いて第1の可撓性基板を接着し、
前記複数の素子形成層から前記粘着部材を剥離し、
前記複数の素子形成層の一方の面及び前記第1の可撓性基板に、第2の粘着層を用いて第2の可撓性基板を接着し、
前記第1の可撓性基板、前記第1の接着、前記第2の接着、及び前記第2の可撓性基板が接着する領域において分断することを特徴とする半導体装置の作製方法。
Forming a release layer on the substrate,
The element formation layer is formed on the release layer,
Adhering an adhesive member to one surface of the element forming layer,
Separating the substrate and the element forming layer to which the adhesive member is attached;
Dividing the element forming layer and the adhesive member into a plurality of parts ,
The plurality of element forming layers are attached to a sheet using the adhesive member,
Adhering the first flexible substrate to the other surface of the plurality of element forming layers using a first adhesive layer having higher adhesive force than the adhesive member,
Peeling off the adhesive member from the plurality of element forming layers ,
Adhering the second flexible substrate to one surface of the plurality of element formation layers and the first flexible substrate using a second adhesive layer,
A method for manufacturing a semiconductor device, wherein the first flexible substrate, the first adhesive layer , the second adhesive layer , and the second flexible substrate are divided at a region to which the first flexible substrate is bonded.
請求項1乃至請求項4のいずれか一において、
一対の第1のローラーを用いて前記複数の素子形成層の他方の面に第1の可撓性基板を接着することを特徴とする半導体装置の作製方法。
In any one of Claims 1 thru | or 4 ,
A method for manufacturing a semiconductor device, wherein a first flexible substrate is bonded to the other surface of the plurality of element formation layers using a pair of first rollers.
請求項において、
前記一対の第1のローラーの一方には、ヒータが設けられていることを特徴とする半導体装置の作製方法。
In claim 5 ,
A method for manufacturing a semiconductor device , wherein a heater is provided on one of the pair of first rollers.
請求項1乃至請求項6のいずれか一において、
一対の第2のローラーを用いて前記粘着部材を剥離することを特徴とする半導体装置の作製方法。
Any one to Oite of claims 1 to 6,
The method for manufacturing a semiconductor device characterized by peeling the front Kineba Chakubuzai using a pair of second rollers.
請求項1乃至請求項7のいずれか一において、
一対の第3のローラーを用いて前記複数の素子形成層の一方の面に第2の可撓性基板を接着することを特徴とする半導体装置の作製方法。
Any one to Oite of claims 1 to 7,
A method for manufacturing a semiconductor device , wherein a second flexible substrate is bonded to one surface of the plurality of element formation layers using a pair of third rollers.
請求項において、
前記一対の第3のローラーの一方には、ヒータが設けられていることを特徴とする半導体装置の作製方法。
In claim 8 ,
A method for manufacturing a semiconductor device , wherein a heater is provided on one of the pair of third rollers.
請求項1乃至請求項9のいずれか一において、In any one of Claims 1 thru | or 9,
前記複数の素子形成層は、薄膜集積回路を有することを特徴とする半導体装置の作製方法。The method for manufacturing a semiconductor device, wherein the plurality of element formation layers include a thin film integrated circuit.
JP2005347120A 2005-11-30 2005-11-30 Method for manufacturing semiconductor device Expired - Fee Related JP5008299B2 (en)

Priority Applications (1)

Application Number Priority Date Filing Date Title
JP2005347120A JP5008299B2 (en) 2005-11-30 2005-11-30 Method for manufacturing semiconductor device

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
JP2005347120A JP5008299B2 (en) 2005-11-30 2005-11-30 Method for manufacturing semiconductor device

Publications (3)

Publication Number Publication Date
JP2007157787A JP2007157787A (en) 2007-06-21
JP2007157787A5 true JP2007157787A5 (en) 2008-12-18
JP5008299B2 JP5008299B2 (en) 2012-08-22

Family

ID=38241811

Family Applications (1)

Application Number Title Priority Date Filing Date
JP2005347120A Expired - Fee Related JP5008299B2 (en) 2005-11-30 2005-11-30 Method for manufacturing semiconductor device

Country Status (1)

Country Link
JP (1) JP5008299B2 (en)

Families Citing this family (8)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US8094027B2 (en) * 2007-12-19 2012-01-10 Abbott Laboratories Method for molding an object containing a radio frequency identification tag
WO2010035627A1 (en) * 2008-09-25 2010-04-01 Semiconductor Energy Laboratory Co., Ltd. Semiconductor device
KR101357143B1 (en) * 2012-04-26 2014-02-04 하나 마이크론(주) Apparatus and Method for transferring integrated circuit device
KR102309244B1 (en) 2013-02-20 2021-10-05 가부시키가이샤 한도오따이 에네루기 켄큐쇼 Semiconductor device
KR101449250B1 (en) * 2013-03-04 2014-10-10 한국과학기술원 Method for manufacturing flexible VLSI using rollers and flexible VLSI manufactured by the same
US10586817B2 (en) * 2016-03-24 2020-03-10 Semiconductor Energy Laboratory Co., Ltd. Semiconductor device, manufacturing method thereof, and separation apparatus
TWI669177B (en) * 2018-02-22 2019-08-21 東捷科技股份有限公司 Wheel-to-wheel rolling welding equipment
WO2020026878A1 (en) * 2018-07-31 2020-02-06 株式会社ハリーズ Electronic component mounting device and method for manufacturing electronic component mounted body

Family Cites Families (5)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JP2002236896A (en) * 2001-02-07 2002-08-23 Toppan Printing Co Ltd Ic tag having heat seal performance
JP3956697B2 (en) * 2001-12-28 2007-08-08 セイコーエプソン株式会社 Manufacturing method of semiconductor integrated circuit
JP4215998B2 (en) * 2002-04-30 2009-01-28 リンテック株式会社 Semiconductor wafer processing method and semiconductor wafer transfer apparatus therefor
JP4310685B2 (en) * 2003-09-03 2009-08-12 セイコーエプソン株式会社 Transfer device
JP5030388B2 (en) * 2004-03-22 2012-09-19 株式会社半導体エネルギー研究所 Method for manufacturing thin film integrated circuit

Similar Documents

Publication Publication Date Title
JP2007157787A5 (en)
WO2009037797A1 (en) Display device manufacturing method and laminated structure
JP2009521563A5 (en) Adhesive tape assembly and method of applying double-sided pressure sensitive adhesive tape
JP2009545878A5 (en)
JP2014063484A5 (en) Method for manufacturing display device
JP2009158939A5 (en)
JP2010508794A5 (en)
JP2008311635A5 (en)
JP2009164650A5 (en)
JP2006527021A5 (en)
JP2013533605A5 (en)
WO2009050785A1 (en) Pressure-sensitive adhesive, pressure-sensitive adhesive sheet, multilayered pressure-sensitive adhesive sheet, and process for producing electronic part
JP2014235294A5 (en)
JP2009528688A5 (en)
JP2005051207A5 (en)
JP2007518865A5 (en)
JP2009529442A5 (en)
WO2006081315A3 (en) Method of eliminating curl for devices on thin flexible substrates, and devices made thereby
JP2007046053A5 (en)
JP2007027693A5 (en)
JP2006121060A5 (en)
JP2015518270A5 (en)
JP2005252242A5 (en)
JP2009038358A5 (en)
JP2011040449A5 (en)