JP2006513568A5 - - Google Patents

Download PDF

Info

Publication number
JP2006513568A5
JP2006513568A5 JP2004566394A JP2004566394A JP2006513568A5 JP 2006513568 A5 JP2006513568 A5 JP 2006513568A5 JP 2004566394 A JP2004566394 A JP 2004566394A JP 2004566394 A JP2004566394 A JP 2004566394A JP 2006513568 A5 JP2006513568 A5 JP 2006513568A5
Authority
JP
Japan
Prior art keywords
semiconductor
mask pattern
exposure
ball
ball semiconductor
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Pending
Application number
JP2004566394A
Other languages
English (en)
Japanese (ja)
Other versions
JP2006513568A (ja
Filing date
Publication date
Application filed filed Critical
Priority claimed from PCT/US2003/000567 external-priority patent/WO2004063812A1/en
Publication of JP2006513568A publication Critical patent/JP2006513568A/ja
Publication of JP2006513568A5 publication Critical patent/JP2006513568A5/ja
Pending legal-status Critical Current

Links

JP2004566394A 2003-01-09 2003-01-09 曲面を有する半導体の露光装置及び露光方法 Pending JP2006513568A (ja)

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
PCT/US2003/000567 WO2004063812A1 (en) 2003-01-09 2003-01-09 Apparatus and method of exposing a semiconductor device having a curved surface to light

Publications (2)

Publication Number Publication Date
JP2006513568A JP2006513568A (ja) 2006-04-20
JP2006513568A5 true JP2006513568A5 (https=) 2008-12-18

Family

ID=32710272

Family Applications (1)

Application Number Title Priority Date Filing Date
JP2004566394A Pending JP2006513568A (ja) 2003-01-09 2003-01-09 曲面を有する半導体の露光装置及び露光方法

Country Status (4)

Country Link
US (1) US7190433B2 (https=)
JP (1) JP2006513568A (https=)
AU (1) AU2003209190A1 (https=)
WO (1) WO2004063812A1 (https=)

Families Citing this family (5)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JP5103901B2 (ja) * 2006-01-27 2012-12-19 富士通セミコンダクター株式会社 半導体装置の製造方法
US20160167164A9 (en) * 2006-07-10 2016-06-16 Lazare Kaplan International, Inc. System and method for gemstone microinscription
WO2009018846A1 (en) * 2007-08-09 2009-02-12 Carl Zeiss Smt Ag Method of structuring a photosensitive material
JP6633925B2 (ja) * 2016-01-29 2020-01-22 株式会社オーク製作所 露光装置および露光方法
KR102096269B1 (ko) * 2016-03-31 2020-04-03 주식회사 엘지화학 포토 마스크 및 이를 이용한 컬러필터용 컬럼 스페이서의 제조방법

Family Cites Families (18)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US5424803A (en) * 1991-08-09 1995-06-13 Canon Kabushiki Kaisha Projection exposure apparatus and semiconductor device manufacturing method
JP2852169B2 (ja) * 1993-02-25 1999-01-27 日本電気株式会社 投影露光方法および装置
US6304317B1 (en) * 1993-07-15 2001-10-16 Nikon Corporation Projection apparatus and method
US5955776A (en) * 1996-12-04 1999-09-21 Ball Semiconductor, Inc. Spherical shaped semiconductor integrated circuit
JPH10312945A (ja) * 1997-03-12 1998-11-24 Canon Inc 球状デバイス露光装置及び製造方法
US6097472A (en) * 1997-04-17 2000-08-01 Canon Kabushiki Kaisha Apparatus and method for exposing a pattern on a ball-like device material
US6130742A (en) * 1997-10-17 2000-10-10 Ball Semiconductor, Ltd. Exposure apparatus for a ball shaped substrate
JP2000021978A (ja) * 1998-07-03 2000-01-21 Mitsubishi Electric Corp フォトマスクおよびパターン形成方法
US6251550B1 (en) * 1998-07-10 2001-06-26 Ball Semiconductor, Inc. Maskless photolithography system that digitally shifts mask data responsive to alignment data
US6136617A (en) * 1998-07-10 2000-10-24 Ball Semiconductor, Inc. Alignment system for a spherical shaped device
US6262791B1 (en) * 1998-07-10 2001-07-17 Ball Semiconductor, Inc. Optical element for imaging a flat mask onto a nonplanar substrate
US6251765B1 (en) * 1998-07-10 2001-06-26 Ball Semiconductor, Inc. Manufacturing metal dip solder bumps for semiconductor devices
EP1095310A4 (en) * 1998-07-10 2004-10-20 Ball Semiconductor Inc REFLECTION SYSTEM FOR IMAGING ON A NON-PLANAR SUBSTRATE
US6304316B1 (en) * 1998-10-22 2001-10-16 Anvik Corporation Microlithography system for high-resolution large-area patterning on curved surfaces
US6529262B1 (en) * 1999-04-14 2003-03-04 Ball Semiconductor, Inc. System and method for performing lithography on a substrate
US6265234B1 (en) * 2000-01-25 2001-07-24 Ball Semiconductor, Inc. Alignment system for a spherical device
US6416908B1 (en) * 2000-06-29 2002-07-09 Anvik Corporation Projection lithography on curved substrates
US6707534B2 (en) * 2002-05-10 2004-03-16 Anvik Corporation Maskless conformable lithography

Similar Documents

Publication Publication Date Title
US8760627B2 (en) Lithographic apparatus and method of manufacturing article
US6061118A (en) Reflection system for imaging on a nonplanar substrate
JPH09507607A (ja) 集積回路デバイスの製造方法及び製造装置
US9952520B2 (en) Method for semiconductor wafer alignment
TW200907606A (en) Lithographic method and device manufactured thereby
JP2006513568A5 (https=)
JP4057998B2 (ja) リソグラフ装置、デバイス製造方法、および基板ホルダー
JP2006513568A (ja) 曲面を有する半導体の露光装置及び露光方法
CN113161227A (zh) 基于无掩模光刻的扇出封装系统、方法及重布线方法
JP3599648B2 (ja) 照明装置、投影露光装置並びにそれを用いたデバイス製造方法
US6529262B1 (en) System and method for performing lithography on a substrate
US7145633B2 (en) Apparatus and method of exposing light to a semiconductor device having a curved surface
US20170212425A1 (en) Exposure apparatus
TWI530986B (zh) 3d堆疊式集成電路之微影製程方法及系統
US20070263194A1 (en) Method of exposing a wafer to a light, and reticle, reticle assembly and exposing apparatus for performing the same
US6731438B2 (en) Alignment mark system for mass transport processes
JP4535881B2 (ja) 曲面を有する半導体デバイスに露光する装置および方法
US10295911B2 (en) Extreme ultraviolet lithography system that utilizes pattern stitching
WO2019133579A1 (en) Separated axis lithographic tool
JPH08179513A (ja) 露光装置
JP2003159636A (ja) 研磨方法及び装置、露光装置、デバイス製造方法及びデバイス
US7333217B2 (en) System and method for detecting and correcting position deviations of an object having a curved surface
TWI421636B (zh) 微影裝置與方法
JP2020526937A (ja) 走査アライメント装置およびその走査方法
US20070072128A1 (en) Method of manufacturing an integrated circuit to obtain uniform exposure in a photolithographic process