JP2006511107A - 改善されたネットワーククロック分散のための最短経路の利用 - Google Patents

改善されたネットワーククロック分散のための最短経路の利用 Download PDF

Info

Publication number
JP2006511107A
JP2006511107A JP2004557626A JP2004557626A JP2006511107A JP 2006511107 A JP2006511107 A JP 2006511107A JP 2004557626 A JP2004557626 A JP 2004557626A JP 2004557626 A JP2004557626 A JP 2004557626A JP 2006511107 A JP2006511107 A JP 2006511107A
Authority
JP
Japan
Prior art keywords
output
input
detector
pass filter
signal
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Pending
Application number
JP2004557626A
Other languages
English (en)
Japanese (ja)
Other versions
JP2006511107A5 (https=
Inventor
ケビン ポール グロス，
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Cirrus Logic Inc
Original Assignee
Cirrus Logic Inc
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Cirrus Logic Inc filed Critical Cirrus Logic Inc
Publication of JP2006511107A publication Critical patent/JP2006511107A/ja
Publication of JP2006511107A5 publication Critical patent/JP2006511107A5/ja
Pending legal-status Critical Current

Links

Images

Classifications

    • H—ELECTRICITY
    • H04—ELECTRIC COMMUNICATION TECHNIQUE
    • H04L—TRANSMISSION OF DIGITAL INFORMATION, e.g. TELEGRAPHIC COMMUNICATION
    • H04L69/00—Network arrangements, protocols or services independent of the application payload and not provided for in the other groups of this subclass
    • H04L69/30—Definitions, standards or architectural aspects of layered protocol stacks
    • H04L69/32—Architecture of open systems interconnection [OSI] 7-layer type protocol stacks, e.g. the interfaces between the data link level and the physical level
    • H04L69/322—Intralayer communication protocols among peer entities or protocol data unit [PDU] definitions
    • H04L69/323—Intralayer communication protocols among peer entities or protocol data unit [PDU] definitions in the physical layer [OSI layer 1]

Landscapes

  • Engineering & Computer Science (AREA)
  • Computer Security & Cryptography (AREA)
  • Computer Networks & Wireless Communication (AREA)
  • Signal Processing (AREA)
  • Synchronisation In Digital Transmission Systems (AREA)
  • Stabilization Of Oscillater, Synchronisation, Frequency Synthesizers (AREA)
  • Data Exchanges In Wide-Area Networks (AREA)
JP2004557626A 2002-12-04 2003-11-25 改善されたネットワーククロック分散のための最短経路の利用 Pending JP2006511107A (ja)

Applications Claiming Priority (2)

Application Number Priority Date Filing Date Title
US10/310,554 US6973152B2 (en) 2002-12-04 2002-12-04 Exploiting shortest path for improved network clock distribution
PCT/US2003/038821 WO2004051874A2 (en) 2002-12-04 2003-11-25 Exploiting shortest path for improved network clock distribution

Publications (2)

Publication Number Publication Date
JP2006511107A true JP2006511107A (ja) 2006-03-30
JP2006511107A5 JP2006511107A5 (https=) 2010-02-12

Family

ID=32468062

Family Applications (1)

Application Number Title Priority Date Filing Date
JP2004557626A Pending JP2006511107A (ja) 2002-12-04 2003-11-25 改善されたネットワーククロック分散のための最短経路の利用

Country Status (5)

Country Link
US (1) US6973152B2 (https=)
EP (1) EP1593198A4 (https=)
JP (1) JP2006511107A (https=)
AU (1) AU2003298023A1 (https=)
WO (1) WO2004051874A2 (https=)

Families Citing this family (2)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JP2007074564A (ja) * 2005-09-08 2007-03-22 Oki Electric Ind Co Ltd ネットワーク経路設定方法及び無線局
US8837529B2 (en) 2010-09-22 2014-09-16 Crestron Electronics Inc. Digital audio distribution

Citations (6)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPH0795055A (ja) * 1993-02-05 1995-04-07 Philips Electron Nv ディジタル位相同期装置
JPH098653A (ja) * 1995-06-16 1997-01-10 Sony Corp 位相検出装置および方法
JPH0991877A (ja) * 1995-09-22 1997-04-04 Sony Corp 信号再生回路
JP2000196650A (ja) * 1998-12-22 2000-07-14 Lucent Technol Inc 条件付き最短経路ル―ティング法
JP2001251344A (ja) * 2000-03-06 2001-09-14 Nippon Telegr & Teleph Corp <Ntt> ルーチング方法及びシステム及びルーチングプログラムを格納した記憶媒体
US20010038675A1 (en) * 1998-02-06 2001-11-08 Anthony E. Zortea Digital clock/data signal recovery method and apparatus

Family Cites Families (12)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US4228713A (en) * 1978-07-03 1980-10-21 Norlin Industries, Inc. Programmable current source for filter or oscillator
US4987536A (en) * 1988-05-12 1991-01-22 Codex Corporation Communication system for sending an identical routing tree to all connected nodes to establish a shortest route and transmitting messages thereafter
US4873517A (en) * 1988-06-23 1989-10-10 International Business Machines Corporation Method for selecting least weight end node to end node route in a data communications network
US5561790A (en) * 1992-03-24 1996-10-01 International Business Machines Corporation Shortest path determination processes for use in modeling systems and communications networks
US5729577A (en) * 1996-05-21 1998-03-17 Motorola, Inc. Signal processor with improved efficiency
US6098107A (en) * 1997-10-31 2000-08-01 Lucent Technologies Inc. Dynamic algorithms for shortest path tree computation
JP3501093B2 (ja) * 2000-04-18 2004-02-23 日本電気株式会社 ＱｏＳ経路計算装置
KR100653036B1 (ko) * 2000-12-11 2006-11-30 주식회사 케이티 회전 금지, 유-턴, 피-턴을 고려한 다익스트라 알고리즘또는 플로이드-워셜 알고리즘을 이용한 최단경로 산출방법
US7339897B2 (en) * 2002-02-22 2008-03-04 Telefonaktiebolaget Lm Ericsson (Publ) Cross-layer integrated collision free path routing
US20030164794A1 (en) * 2002-03-04 2003-09-04 Time Domain Corporation Over the horizon communications network and method
US7088158B2 (en) * 2002-05-14 2006-08-08 Lsi Logic Corporation Digital multi-phase clock generator
US7372875B2 (en) * 2002-09-30 2008-05-13 Lucent Technologies Inc. Systems and methods for synchronization in asynchronous transport networks

Patent Citations (6)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPH0795055A (ja) * 1993-02-05 1995-04-07 Philips Electron Nv ディジタル位相同期装置
JPH098653A (ja) * 1995-06-16 1997-01-10 Sony Corp 位相検出装置および方法
JPH0991877A (ja) * 1995-09-22 1997-04-04 Sony Corp 信号再生回路
US20010038675A1 (en) * 1998-02-06 2001-11-08 Anthony E. Zortea Digital clock/data signal recovery method and apparatus
JP2000196650A (ja) * 1998-12-22 2000-07-14 Lucent Technol Inc 条件付き最短経路ル―ティング法
JP2001251344A (ja) * 2000-03-06 2001-09-14 Nippon Telegr & Teleph Corp <Ntt> ルーチング方法及びシステム及びルーチングプログラムを格納した記憶媒体

Also Published As

Publication number Publication date
EP1593198A2 (en) 2005-11-09
US20040109416A1 (en) 2004-06-10
AU2003298023A1 (en) 2004-06-23
WO2004051874A2 (en) 2004-06-17
AU2003298023A8 (en) 2004-06-23
US6973152B2 (en) 2005-12-06
EP1593198A4 (en) 2006-05-10
WO2004051874A3 (en) 2005-01-27

Similar Documents

Publication Publication Date Title
US7106224B2 (en) Communication system and method for sample rate converting data onto or from a network using a high speed frequency comparison technique
US7158596B2 (en) Communication system and method for sending and receiving data at a higher or lower sample rate than a network frame rate using a phase locked loop
JP4987346B2 (ja) ネットワークを介した時間同期化システムおよび方法
US8478856B2 (en) Method for transporting digital media
CN101731011B (zh) 用于设置接收器延迟时间的方法
US7272202B2 (en) Communication system and method for generating slave clocks and sample clocks at the source and destination ports of a synchronous network using the network frame rate
CN102027699A (zh) 用于数字声音再现系统中的扬声器的数据传送方法和系统
US7280550B1 (en) Bandwidth optimization of ring topology through propagation delay compensation
JP5336611B2 (ja) 通信ネットワークにおけるクロック回復
Werner et al. UNISON: A novel system for ultra-low latency audio streaming over the Internet
JP2006511107A (ja) 改善されたネットワーククロック分散のための最短経路の利用
EP1530841B1 (en) Communication system for sending and receiving data onto and from a network at a network frame rate synchronizing clocks generated from the network frame rate
Kuhr et al. A jack sound server backend to synchronize to an IEEE 1722 AVTP media clock stream
MX2008014753A (es) Generacion de marcadores validas de tiempo de referencia de reloj de programa para paquetes duplicados de corriente de transporte.
CN116366570A (zh) 一种报文转发方法、装置及可编程器件
JP2003273850A (ja) 通信端末変換装置

Legal Events

Date Code Title Description
A521 Request for written amendment filed

Free format text: JAPANESE INTERMEDIATE CODE: A523

Effective date: 20061010

A621 Written request for application examination

Free format text: JAPANESE INTERMEDIATE CODE: A621

Effective date: 20061010

A977 Report on retrieval

Free format text: JAPANESE INTERMEDIATE CODE: A971007

Effective date: 20090806

A131 Notification of reasons for refusal

Free format text: JAPANESE INTERMEDIATE CODE: A131

Effective date: 20090818

A601 Written request for extension of time

Free format text: JAPANESE INTERMEDIATE CODE: A601

Effective date: 20091117

A602 Written permission of extension of time

Free format text: JAPANESE INTERMEDIATE CODE: A602

Effective date: 20091125

A524 Written submission of copy of amendment under article 19 pct

Free format text: JAPANESE INTERMEDIATE CODE: A524

Effective date: 20091218

A131 Notification of reasons for refusal

Free format text: JAPANESE INTERMEDIATE CODE: A131

Effective date: 20100908

A02 Decision of refusal

Free format text: JAPANESE INTERMEDIATE CODE: A02

Effective date: 20110422