AU2003298023A1 - Exploiting shortest path for improved network clock distribution - Google Patents

Exploiting shortest path for improved network clock distribution

Info

Publication number
AU2003298023A1
AU2003298023A1 AU2003298023A AU2003298023A AU2003298023A1 AU 2003298023 A1 AU2003298023 A1 AU 2003298023A1 AU 2003298023 A AU2003298023 A AU 2003298023A AU 2003298023 A AU2003298023 A AU 2003298023A AU 2003298023 A1 AU2003298023 A1 AU 2003298023A1
Authority
AU
Australia
Prior art keywords
exploiting
shortest path
clock distribution
network clock
improved network
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Abandoned
Application number
AU2003298023A
Other languages
English (en)
Other versions
AU2003298023A8 (en
Inventor
Kevin Paul Gross
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Cirrus Logic Inc
Original Assignee
Cirrus Logic Inc
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Cirrus Logic Inc filed Critical Cirrus Logic Inc
Publication of AU2003298023A1 publication Critical patent/AU2003298023A1/en
Publication of AU2003298023A8 publication Critical patent/AU2003298023A8/xx
Abandoned legal-status Critical Current

Links

Classifications

    • H—ELECTRICITY
    • H04—ELECTRIC COMMUNICATION TECHNIQUE
    • H04L—TRANSMISSION OF DIGITAL INFORMATION, e.g. TELEGRAPHIC COMMUNICATION
    • H04L69/00—Network arrangements, protocols or services independent of the application payload and not provided for in the other groups of this subclass
    • H04L69/30—Definitions, standards or architectural aspects of layered protocol stacks
    • H04L69/32—Architecture of open systems interconnection [OSI] 7-layer type protocol stacks, e.g. the interfaces between the data link level and the physical level
    • H04L69/322—Intralayer communication protocols among peer entities or protocol data unit [PDU] definitions
    • H04L69/323—Intralayer communication protocols among peer entities or protocol data unit [PDU] definitions in the physical layer [OSI layer 1]

Landscapes

  • Engineering & Computer Science (AREA)
  • Computer Security & Cryptography (AREA)
  • Computer Networks & Wireless Communication (AREA)
  • Signal Processing (AREA)
  • Synchronisation In Digital Transmission Systems (AREA)
  • Stabilization Of Oscillater, Synchronisation, Frequency Synthesizers (AREA)
  • Data Exchanges In Wide-Area Networks (AREA)
AU2003298023A 2002-12-04 2003-11-25 Exploiting shortest path for improved network clock distribution Abandoned AU2003298023A1 (en)

Applications Claiming Priority (3)

Application Number Priority Date Filing Date Title
US10/310,554 2002-12-04
US10/310,554 US6973152B2 (en) 2002-12-04 2002-12-04 Exploiting shortest path for improved network clock distribution
PCT/US2003/038821 WO2004051874A2 (en) 2002-12-04 2003-11-25 Exploiting shortest path for improved network clock distribution

Publications (2)

Publication Number Publication Date
AU2003298023A1 true AU2003298023A1 (en) 2004-06-23
AU2003298023A8 AU2003298023A8 (en) 2004-06-23

Family

ID=32468062

Family Applications (1)

Application Number Title Priority Date Filing Date
AU2003298023A Abandoned AU2003298023A1 (en) 2002-12-04 2003-11-25 Exploiting shortest path for improved network clock distribution

Country Status (5)

Country Link
US (1) US6973152B2 (https=)
EP (1) EP1593198A4 (https=)
JP (1) JP2006511107A (https=)
AU (1) AU2003298023A1 (https=)
WO (1) WO2004051874A2 (https=)

Families Citing this family (2)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JP2007074564A (ja) * 2005-09-08 2007-03-22 Oki Electric Ind Co Ltd ネットワーク経路設定方法及び無線局
US8837529B2 (en) 2010-09-22 2014-09-16 Crestron Electronics Inc. Digital audio distribution

Family Cites Families (18)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US4228713A (en) * 1978-07-03 1980-10-21 Norlin Industries, Inc. Programmable current source for filter or oscillator
US4987536A (en) * 1988-05-12 1991-01-22 Codex Corporation Communication system for sending an identical routing tree to all connected nodes to establish a shortest route and transmitting messages thereafter
US4873517A (en) * 1988-06-23 1989-10-10 International Business Machines Corporation Method for selecting least weight end node to end node route in a data communications network
US5561790A (en) * 1992-03-24 1996-10-01 International Business Machines Corporation Shortest path determination processes for use in modeling systems and communications networks
DE4303356A1 (de) * 1993-02-05 1994-08-11 Philips Patentverwaltung Digitale Phasenregelschleife
JPH098653A (ja) * 1995-06-16 1997-01-10 Sony Corp 位相検出装置および方法
JPH0991877A (ja) * 1995-09-22 1997-04-04 Sony Corp 信号再生回路
US5729577A (en) * 1996-05-21 1998-03-17 Motorola, Inc. Signal processor with improved efficiency
US6098107A (en) * 1997-10-31 2000-08-01 Lucent Technologies Inc. Dynamic algorithms for shortest path tree computation
US6389090B2 (en) * 1998-02-06 2002-05-14 3Com Corporation Digital clock/data signal recovery method and apparatus
US6321271B1 (en) * 1998-12-22 2001-11-20 Lucent Technologies Inc. Constrained shortest path routing method
JP2001251344A (ja) * 2000-03-06 2001-09-14 Nippon Telegr & Teleph Corp <Ntt> ルーチング方法及びシステム及びルーチングプログラムを格納した記憶媒体
JP3501093B2 (ja) * 2000-04-18 2004-02-23 日本電気株式会社 ＱｏＳ経路計算装置
KR100653036B1 (ko) * 2000-12-11 2006-11-30 주식회사 케이티 회전 금지, 유-턴, 피-턴을 고려한 다익스트라 알고리즘또는 플로이드-워셜 알고리즘을 이용한 최단경로 산출방법
US7339897B2 (en) * 2002-02-22 2008-03-04 Telefonaktiebolaget Lm Ericsson (Publ) Cross-layer integrated collision free path routing
US20030164794A1 (en) * 2002-03-04 2003-09-04 Time Domain Corporation Over the horizon communications network and method
US7088158B2 (en) * 2002-05-14 2006-08-08 Lsi Logic Corporation Digital multi-phase clock generator
US7372875B2 (en) * 2002-09-30 2008-05-13 Lucent Technologies Inc. Systems and methods for synchronization in asynchronous transport networks

Also Published As

Publication number Publication date
EP1593198A2 (en) 2005-11-09
JP2006511107A (ja) 2006-03-30
US20040109416A1 (en) 2004-06-10
WO2004051874A2 (en) 2004-06-17
AU2003298023A8 (en) 2004-06-23
US6973152B2 (en) 2005-12-06
EP1593198A4 (en) 2006-05-10
WO2004051874A3 (en) 2005-01-27

Similar Documents

Publication Publication Date Title
WO2003063521A8 (en) Routing framework
AU2002351195A1 (en) Supply chain network
AU2003274007A1 (en) Flowmeter
AU2003219499A1 (en) Iscsi-fcp gateway
PL375935A1 (en) Fused azole-pyrimidine derivatives
AU2003232949A1 (en) Change management
AU2003257940A1 (en) Mobile network time distribution
AU2003234440A1 (en) Disposiable dispenser
AU2003278446A1 (en) Key distribution across networks
AU2003223095A1 (en) Clock for children
AU2003240834A1 (en) Lift-slide drawbridge
AU2003299420A1 (en) Dual-ring ethernet network
AU2003221050A1 (en) Remedy for hypermyotonia
AU2003246916A1 (en) Packet routing
AU2003284053A1 (en) Dispenser
AU2003297636A1 (en) Plasma-assisted melting
AU2003220027A1 (en) Multiple-port ethernet distribution switch
AU2003212525A1 (en) Dispenser
AU2003217310A1 (en) Hpna network bridge
AU2003302287A1 (en) New phosphoramide derivatives
AU2003298023A1 (en) Exploiting shortest path for improved network clock distribution
AU2003235776A1 (en) Network selection for connectivity
AU2003293026A1 (en) Distribution box
AU2003277073A1 (en) Next generation gateway
AU2003273492A1 (en) Network configuration

Legal Events

Date Code Title Description
MK6 Application lapsed section 142(2)(f)/reg. 8.3(3) - pct applic. not entering national phase