JP2006311489A5 - - Google Patents

Download PDF

Info

Publication number
JP2006311489A5
JP2006311489A5 JP2005326340A JP2005326340A JP2006311489A5 JP 2006311489 A5 JP2006311489 A5 JP 2006311489A5 JP 2005326340 A JP2005326340 A JP 2005326340A JP 2005326340 A JP2005326340 A JP 2005326340A JP 2006311489 A5 JP2006311489 A5 JP 2006311489A5
Authority
JP
Japan
Prior art keywords
output
frequency
circuit
input
signal
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Granted
Application number
JP2005326340A
Other languages
English (en)
Japanese (ja)
Other versions
JP2006311489A (ja
JP4638806B2 (ja
Filing date
Publication date
Application filed filed Critical
Priority to JP2005326340A priority Critical patent/JP4638806B2/ja
Priority claimed from JP2005326340A external-priority patent/JP4638806B2/ja
Priority to US11/341,615 priority patent/US7352250B2/en
Publication of JP2006311489A publication Critical patent/JP2006311489A/ja
Priority to US11/865,729 priority patent/US7683723B2/en
Publication of JP2006311489A5 publication Critical patent/JP2006311489A5/ja
Application granted granted Critical
Publication of JP4638806B2 publication Critical patent/JP4638806B2/ja
Anticipated expiration legal-status Critical
Expired - Fee Related legal-status Critical Current

Links

JP2005326340A 2005-03-29 2005-11-10 位相同期ループ回路、オフセットｐｌｌ送信機、通信用高周波集積回路及び無線通信システム Expired - Fee Related JP4638806B2 (ja)

Priority Applications (3)

Application Number Priority Date Filing Date Title
JP2005326340A JP4638806B2 (ja) 2005-03-29 2005-11-10 位相同期ループ回路、オフセットｐｌｌ送信機、通信用高周波集積回路及び無線通信システム
US11/341,615 US7352250B2 (en) 2005-03-29 2006-01-30 Phase locked loop circuits, offset PLL transmitters, radio frequency integrated circuits and mobile phone systems
US11/865,729 US7683723B2 (en) 2005-03-29 2007-10-02 Phase locked loop circuits, offset PLL transmitters, radio frequency integrated circuits and mobile phone systems

Applications Claiming Priority (2)

Application Number Priority Date Filing Date Title
JP2005094161 2005-03-29
JP2005326340A JP4638806B2 (ja) 2005-03-29 2005-11-10 位相同期ループ回路、オフセットｐｌｌ送信機、通信用高周波集積回路及び無線通信システム

Publications (3)

Publication Number Publication Date
JP2006311489A JP2006311489A (ja) 2006-11-09
JP2006311489A5 true JP2006311489A5 (enExample) 2009-03-05
JP4638806B2 JP4638806B2 (ja) 2011-02-23

Family

ID=37069658

Family Applications (1)

Application Number Title Priority Date Filing Date
JP2005326340A Expired - Fee Related JP4638806B2 (ja) 2005-03-29 2005-11-10 位相同期ループ回路、オフセットｐｌｌ送信機、通信用高周波集積回路及び無線通信システム

Country Status (2)

Country Link
US (2) US7352250B2 (enExample)
JP (1) JP4638806B2 (enExample)

Families Citing this family (16)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JP4431015B2 (ja) * 2004-09-09 2010-03-10 株式会社ルネサステクノロジ 位相同期ループ回路
US7574185B2 (en) * 2004-12-17 2009-08-11 Verigy (Singapore) Pte. Ltd. Method and apparatus for generating a phase-locked output signal
JP4638806B2 (ja) * 2005-03-29 2011-02-23 ルネサスエレクトロニクス株式会社 位相同期ループ回路、オフセットｐｌｌ送信機、通信用高周波集積回路及び無線通信システム
US8049540B2 (en) 2008-09-19 2011-11-01 Analog Devices, Inc. Calibration system and method for phase-locked loops
US20100093279A1 (en) * 2008-10-14 2010-04-15 Qualcomm Incorporated Electronic devices for communication utilizing energy detection and/or frequency synthesis
US8081936B2 (en) 2009-01-22 2011-12-20 Mediatek Inc. Method for tuning a digital compensation filter within a transmitter, and associated digital compensation filter and associated calibration circuit
JP5290098B2 (ja) 2009-09-10 2013-09-18 ルネサスエレクトロニクス株式会社 送信機およびそれに使用可能な半導体集積回路
WO2011071545A2 (en) * 2009-12-11 2011-06-16 Ess Technology, Inc. Multi-phase integrators in control systems
US8330509B2 (en) * 2010-04-12 2012-12-11 Intel Mobile Communications GmbH Suppression of low-frequency noise from phase detector in phase control loop
WO2012106464A1 (en) * 2011-02-04 2012-08-09 Marvell World Trade Ltd. REFERENCE CLOCK COMPENSATION FOR FRACTIONAL-N PHASE LOCK LOOPS (PLLs)
EP2584749B1 (en) * 2011-10-19 2014-09-10 Karlsruher Institut Für Technologie (KIT) Radio communication system, home gateway, bidirectional communication system, and method for stabilising a sideband signal
US10205457B1 (en) * 2018-06-01 2019-02-12 Yekutiel Josefsberg RADAR target detection system for autonomous vehicles with ultra lowphase noise frequency synthesizer
WO2021079563A1 (ja) * 2019-10-23 2021-04-29 国立大学法人東京大学 フラクショナル位相同期回路および位相同期回路装置
US12021542B2 (en) * 2022-03-03 2024-06-25 Texas Instruments Incorporated Device, system, and method for intra-package electromagnetic interference suppression
CN116582139B (zh) * 2023-04-27 2025-11-25 普源精电科技股份有限公司 信号源及信号源的射频信号输出控制方法
CN118118014B (zh) * 2024-04-28 2025-01-24 成都电科星拓科技有限公司 包含温度传感器的cdr电路

Family Cites Families (13)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US4153884A (en) * 1975-12-16 1979-05-08 Sanyo Electric Co., Ltd. Frequency synthesizer for transmitter/receiver using a phase locked loop
US6100767A (en) * 1997-09-29 2000-08-08 Sanyo Electric Co., Ltd. Phase-locked loop with improved trade-off between lock-up time and power dissipation
US7035607B2 (en) * 1998-05-29 2006-04-25 Silicon Laboratories Inc. Systems and methods for providing an adjustable reference signal to RF circuitry
US6049255A (en) * 1998-06-05 2000-04-11 Telefonaktiebolaget Lm Ericsson Tuning the bandwidth of a phase-locked loop
JP2000013220A (ja) * 1998-06-22 2000-01-14 Oki Electric Ind Co Ltd 位相同期回路
JP2002042429A (ja) * 2000-07-27 2002-02-08 Matsushita Electric Ind Co Ltd ディスク再生装置のクロック抽出装置
JP2002157841A (ja) * 2000-11-16 2002-05-31 Matsushita Electric Ind Co Ltd ディスク再生装置のクロック抽出装置
US6621354B1 (en) * 2001-07-16 2003-09-16 Analog Devices, Inc. Feedback methods and systems for rapid switching of oscillator frequencies
GB0126632D0 (en) * 2001-11-06 2002-01-02 Hitachi Ltd A communication semiconductor integrated circuit device and a wireless communication system
GB0220616D0 (en) * 2002-09-05 2002-10-16 Koninkl Philips Electronics Nv Improvements relating to phase-lock loops
US7095287B2 (en) * 2004-12-28 2006-08-22 Silicon Laboratories Inc. Method and apparatus to achieve a process, temperature and divider modulus independent PLL loop bandwidth and damping factor using open-loop calibration techniques
JP4638806B2 (ja) * 2005-03-29 2011-02-23 ルネサスエレクトロニクス株式会社 位相同期ループ回路、オフセットｐｌｌ送信機、通信用高周波集積回路及び無線通信システム
US7482881B2 (en) * 2005-10-31 2009-01-27 Broadcom Corporation Phase locked loop including a frequency change module

Similar Documents

Publication Publication Date Title
JP5048847B2 (ja) ゲート時間／デジタル変換器を有するデジタル位相ロックドループ
US7876871B2 (en) Linear phase frequency detector and charge pump for phase-locked loop
US8331520B2 (en) Phase-locked loop circuit and communication apparatus
JP2006311489A5 (enExample)
US7683723B2 (en) Phase locked loop circuits, offset PLL transmitters, radio frequency integrated circuits and mobile phone systems
US7205850B2 (en) Communication semiconductor integrated circuit device and a wireless communication system
JP5005455B2 (ja) 半導体集積回路
CN103733528B (zh) 集成电路上的核之间的时钟共享
JP2004112749A (ja) 通信用半導体集積回路および無線通信システム
KR20110081837A (ko) 클록 클린업 위상 고정 루프 (ｐｌｌ)
KR102778451B1 (ko) 지터 특성 및 동작 전력을 조절하는 클록 생성기, 이를 포함하는 반도체 장치 및 클록 생성기의 동작방법
US9628262B1 (en) Spur reduction in phase locked loops using reference clock dithering
CN204633753U (zh) 基于hmc835宽带低相噪低杂散跳频源
US7642861B2 (en) Locked loop system
CN107493101B (zh) 用于低功率信号发生器的设备和相关联的方法
TW201535981A (zh) 頻率合成器
CN104967447B (zh) 一种可实现连续调制的锁相环频率调制电路
US9929737B2 (en) Oscillator arrangement, method, computer program and communication device
KR101208041B1 (ko) 광대역 주파수 합성을 위한 소형 주파수 합성기
CN202696580U (zh) 双调谐锁相式快跳源
KR101007211B1 (ko) 항공전자용 광대역 고주파 주파수 합성기
CN106921390B (zh) 频率合成器及频率合成方法
CN204145458U (zh) 一种移动通信系统宽带整数频率综合器
CN106788407B (zh) 一种支持多协议的锁相环
Wang et al. Design and implementation of X-band frequency synthesizer based on ADF4156