JP2006243865A - プロセッサおよび情報処理方法 - Google Patents

プロセッサおよび情報処理方法 Download PDF

Info

Publication number
JP2006243865A
JP2006243865A JP2005055423A JP2005055423A JP2006243865A JP 2006243865 A JP2006243865 A JP 2006243865A JP 2005055423 A JP2005055423 A JP 2005055423A JP 2005055423 A JP2005055423 A JP 2005055423A JP 2006243865 A JP2006243865 A JP 2006243865A
Authority
JP
Japan
Prior art keywords
processor
priority
unit
interrupt
processing
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Pending
Application number
JP2005055423A
Other languages
English (en)
Japanese (ja)
Inventor
Akihiko Tamura
明彦 田村
Katsuya Tanaka
克哉 田中
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Seiko Epson Corp
Original Assignee
Seiko Epson Corp
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Seiko Epson Corp filed Critical Seiko Epson Corp
Priority to JP2005055423A priority Critical patent/JP2006243865A/ja
Priority to TW094145324A priority patent/TW200643793A/zh
Priority to KR1020060002759A priority patent/KR100746797B1/ko
Priority to EP06250154A priority patent/EP1698972A3/en
Priority to US11/339,520 priority patent/US20060200826A1/en
Priority to CN2006100198747A priority patent/CN1828563B/zh
Publication of JP2006243865A publication Critical patent/JP2006243865A/ja
Pending legal-status Critical Current

Links

Images

Classifications

    • G—PHYSICS
    • G06—COMPUTING OR CALCULATING; COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F15/00—Digital computers in general; Data processing equipment in general
    • G06F15/16—Combinations of two or more digital computers each having at least an arithmetic unit, a program unit and a register, e.g. for a simultaneous processing of several programs
    • G—PHYSICS
    • G06—COMPUTING OR CALCULATING; COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F9/00—Arrangements for program control, e.g. control units
    • G06F9/06—Arrangements for program control, e.g. control units using stored programs, i.e. using an internal store of processing equipment to receive or retain programs
    • G06F9/46—Multiprogramming arrangements
    • G06F9/48—Program initiating; Program switching, e.g. by interrupt
    • G06F9/4806—Task transfer initiation or dispatching
    • G06F9/4812—Task transfer initiation or dispatching by interrupt, e.g. masked
    • G06F9/4818—Priority circuits therefor
    • G—PHYSICS
    • G06—COMPUTING OR CALCULATING; COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F13/00—Interconnection of, or transfer of information or other signals between, memories, input/output devices or central processing units
    • G06F13/14—Handling requests for interconnection or transfer
    • G06F13/36—Handling requests for interconnection or transfer for access to common bus or bus system
    • G—PHYSICS
    • G06—COMPUTING OR CALCULATING; COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F9/00—Arrangements for program control, e.g. control units
    • G06F9/06—Arrangements for program control, e.g. control units using stored programs, i.e. using an internal store of processing equipment to receive or retain programs
    • G06F9/46—Multiprogramming arrangements
    • G06F9/48—Program initiating; Program switching, e.g. by interrupt
    • G06F9/4806—Task transfer initiation or dispatching
    • G06F9/4812—Task transfer initiation or dispatching by interrupt, e.g. masked

Landscapes

  • Engineering & Computer Science (AREA)
  • Theoretical Computer Science (AREA)
  • Software Systems (AREA)
  • Physics & Mathematics (AREA)
  • General Engineering & Computer Science (AREA)
  • General Physics & Mathematics (AREA)
  • Computer Hardware Design (AREA)
  • Bus Control (AREA)
  • Telephone Function (AREA)
JP2005055423A 2005-03-01 2005-03-01 プロセッサおよび情報処理方法 Pending JP2006243865A (ja)

Priority Applications (6)

Application Number Priority Date Filing Date Title
JP2005055423A JP2006243865A (ja) 2005-03-01 2005-03-01 プロセッサおよび情報処理方法
TW094145324A TW200643793A (en) 2005-03-01 2005-12-20 Processor and information processing method
KR1020060002759A KR100746797B1 (ko) 2005-03-01 2006-01-10 프로세서 및 정보처리 방법
EP06250154A EP1698972A3 (en) 2005-03-01 2006-01-13 Processor and information processing method
US11/339,520 US20060200826A1 (en) 2005-03-01 2006-01-26 Processor and information processing method
CN2006100198747A CN1828563B (zh) 2005-03-01 2006-03-01 处理器及信息处理方法

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
JP2005055423A JP2006243865A (ja) 2005-03-01 2005-03-01 プロセッサおよび情報処理方法

Publications (1)

Publication Number Publication Date
JP2006243865A true JP2006243865A (ja) 2006-09-14

Family

ID=36587269

Family Applications (1)

Application Number Title Priority Date Filing Date
JP2005055423A Pending JP2006243865A (ja) 2005-03-01 2005-03-01 プロセッサおよび情報処理方法

Country Status (6)

Country Link
US (1) US20060200826A1 (https=)
EP (1) EP1698972A3 (https=)
JP (1) JP2006243865A (https=)
KR (1) KR100746797B1 (https=)
CN (1) CN1828563B (https=)
TW (1) TW200643793A (https=)

Cited By (3)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JP2006259968A (ja) * 2005-03-16 2006-09-28 Seiko Epson Corp プロセッサ及びこのプロセッサ適用される割込み処理制御方法
JP2012503254A (ja) * 2008-09-19 2012-02-02 クゥアルコム・インコーポレイテッド マルチスレッドプロセッサ内で割り込みを割り当てるための方法及びシステム
US10545892B2 (en) 2008-09-30 2020-01-28 Renesas Electronics Corporation Multi-thread processor and its interrupt processing method

Families Citing this family (34)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JP5243711B2 (ja) 2006-11-10 2013-07-24 セイコーエプソン株式会社 プロセッサ
US8127080B2 (en) 2008-02-01 2012-02-28 International Business Machines Corporation Wake-and-go mechanism with system address bus transaction master
US8612977B2 (en) 2008-02-01 2013-12-17 International Business Machines Corporation Wake-and-go mechanism with software save of thread state
US8225120B2 (en) * 2008-02-01 2012-07-17 International Business Machines Corporation Wake-and-go mechanism with data exclusivity
US8725992B2 (en) 2008-02-01 2014-05-13 International Business Machines Corporation Programming language exposing idiom calls to a programming idiom accelerator
US8452947B2 (en) 2008-02-01 2013-05-28 International Business Machines Corporation Hardware wake-and-go mechanism and content addressable memory with instruction pre-fetch look-ahead to detect programming idioms
US8880853B2 (en) * 2008-02-01 2014-11-04 International Business Machines Corporation CAM-based wake-and-go snooping engine for waking a thread put to sleep for spinning on a target address lock
US7865705B2 (en) * 2008-02-01 2011-01-04 International Business Machines Corporation Branch target address cache including address type tag bit
US8386822B2 (en) 2008-02-01 2013-02-26 International Business Machines Corporation Wake-and-go mechanism with data monitoring
US8171476B2 (en) * 2008-02-01 2012-05-01 International Business Machines Corporation Wake-and-go mechanism with prioritization of threads
US8316218B2 (en) 2008-02-01 2012-11-20 International Business Machines Corporation Look-ahead wake-and-go engine with speculative execution
US8250396B2 (en) 2008-02-01 2012-08-21 International Business Machines Corporation Hardware wake-and-go mechanism for a data processing system
US8341635B2 (en) 2008-02-01 2012-12-25 International Business Machines Corporation Hardware wake-and-go mechanism with look-ahead polling
US8788795B2 (en) 2008-02-01 2014-07-22 International Business Machines Corporation Programming idiom accelerator to examine pre-fetched instruction streams for multiple processors
US8516484B2 (en) * 2008-02-01 2013-08-20 International Business Machines Corporation Wake-and-go mechanism for a data processing system
US8312458B2 (en) * 2008-02-01 2012-11-13 International Business Machines Corporation Central repository for wake-and-go mechanism
US8145849B2 (en) 2008-02-01 2012-03-27 International Business Machines Corporation Wake-and-go mechanism with system bus response
US8640141B2 (en) * 2008-02-01 2014-01-28 International Business Machines Corporation Wake-and-go mechanism with hardware private array
US8732683B2 (en) * 2008-02-01 2014-05-20 International Business Machines Corporation Compiler providing idiom to idiom accelerator
JP2009251802A (ja) * 2008-04-03 2009-10-29 Panasonic Corp マルチプロセッサシステムおよびマルチプロセッサシステムの割込み制御方法
US7996595B2 (en) * 2009-04-14 2011-08-09 Lstar Technologies Llc Interrupt arbitration for multiprocessors
US8082315B2 (en) 2009-04-16 2011-12-20 International Business Machines Corporation Programming idiom accelerator for remote update
US8886919B2 (en) * 2009-04-16 2014-11-11 International Business Machines Corporation Remote update programming idiom accelerator with allocated processor resources
US8230201B2 (en) * 2009-04-16 2012-07-24 International Business Machines Corporation Migrating sleeping and waking threads between wake-and-go mechanisms in a multiple processor data processing system
US8145723B2 (en) 2009-04-16 2012-03-27 International Business Machines Corporation Complex remote update programming idiom accelerator
US8321614B2 (en) * 2009-04-24 2012-11-27 Empire Technology Development Llc Dynamic scheduling interrupt controller for multiprocessors
US8260996B2 (en) * 2009-04-24 2012-09-04 Empire Technology Development Llc Interrupt optimization for multiprocessors
US8234431B2 (en) * 2009-10-13 2012-07-31 Empire Technology Development Llc Interrupt masking for multi-core processors
US9575912B2 (en) * 2014-04-08 2017-02-21 Infineon Technologies Ag Service request interrupt router with shared arbitration unit
FR3061565B1 (fr) * 2017-01-04 2019-04-26 Stmicroelectronics (Rousset) Sas Fonctionnement d'un microcontroleur en mode basse puissance
CN107861763B (zh) * 2017-12-01 2022-03-11 麒麟软件有限公司 一种面向飞腾处理器休眠过程的中断路由环境恢复方法
CN110474686B (zh) * 2018-05-11 2022-09-16 佛山市顺德区顺达电脑厂有限公司 网络交换装置及其运作方法
CN110737616B (zh) * 2018-07-20 2021-03-16 瑞昱半导体股份有限公司 处理中断优先级的电路系统
US11113216B2 (en) * 2019-03-20 2021-09-07 Mediatek Inc. Dispatching interrupts in a multi-processor system based on power and performance factors

Family Cites Families (10)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US3490005A (en) * 1966-09-21 1970-01-13 Ibm Instruction handling unit for program loops
GB1434186A (en) * 1972-04-26 1976-05-05 Gen Electric Co Ltd Multiprocessor computer systems
US4959781A (en) * 1988-05-16 1990-09-25 Stardent Computer, Inc. System for assigning interrupts to least busy processor that already loaded same class of interrupt routines
US5301324A (en) * 1992-11-19 1994-04-05 International Business Machines Corp. Method and apparatus for dynamic work reassignment among asymmetric, coupled processors
EP0602858A1 (en) 1992-12-18 1994-06-22 International Business Machines Corporation Apparatus and method for servicing interrupts in a multiprocessor system
JPH09138716A (ja) 1995-11-14 1997-05-27 Toshiba Corp 電子計算機
US5826081A (en) * 1996-05-06 1998-10-20 Sun Microsystems, Inc. Real time thread dispatcher for multiprocessor applications
KR19990086459A (ko) * 1998-05-28 1999-12-15 전주범 위성 방송 수신기의 프로세스 우선 순위 할당 방법
US6301324B1 (en) 1999-03-31 2001-10-09 General Electric Company RF slipring receiver for a computerized tomography system
US20030110204A1 (en) * 2000-02-17 2003-06-12 Brenner Larry Bert Apparatus and method for dispatching fixed priority threads using a global run queue in a multiple run queue system

Cited By (4)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JP2006259968A (ja) * 2005-03-16 2006-09-28 Seiko Epson Corp プロセッサ及びこのプロセッサ適用される割込み処理制御方法
JP2012503254A (ja) * 2008-09-19 2012-02-02 クゥアルコム・インコーポレイテッド マルチスレッドプロセッサ内で割り込みを割り当てるための方法及びシステム
US8656145B2 (en) 2008-09-19 2014-02-18 Qualcomm Incorporated Methods and systems for allocating interrupts in a multithreaded processor
US10545892B2 (en) 2008-09-30 2020-01-28 Renesas Electronics Corporation Multi-thread processor and its interrupt processing method

Also Published As

Publication number Publication date
CN1828563B (zh) 2011-05-11
EP1698972A2 (en) 2006-09-06
TWI307477B (https=) 2009-03-11
EP1698972A3 (en) 2007-06-06
CN1828563A (zh) 2006-09-06
TW200643793A (en) 2006-12-16
KR100746797B1 (ko) 2007-08-06
US20060200826A1 (en) 2006-09-07
KR20060096186A (ko) 2006-09-08

Similar Documents

Publication Publication Date Title
CN1828563B (zh) 处理器及信息处理方法
JP4148223B2 (ja) プロセッサおよび情報処理方法
US7853743B2 (en) Processor and interrupt controlling method
JP5575774B2 (ja) マルチスレッドプロセッサ内で割り込みを割り当てるための方法及びシステム
KR101798369B1 (ko) 휴대용 디바이스에서 동기적 태스크 디스패치를 위한 시스템 및 방법
JP5673672B2 (ja) マルチコアプロセッサシステム、制御プログラム、および制御方法
US20080301409A1 (en) Scheduling threads in a processor
JP2012503254A5 (https=)
JPWO2009157178A1 (ja) 仮想計算機制御装置、仮想計算機制御プログラム及び仮想計算機制御回路
US20180203722A1 (en) Method for reducing interrupt latency in embedded systems
JP4609113B2 (ja) プロセッサ
KR20070117605A (ko) 멀티프로세서 시스템 및 멀티프로세서 시스템의 제어 방법을 컴퓨터에 실행시키기 위한 프로그램을 기록한 컴퓨터로 판독 가능한 기록 매체
JP2006260377A (ja) 並列処理装置および情報処理方法
US7702836B2 (en) Parallel processing device and exclusive control method
JP4389797B2 (ja) プロセッサおよび情報処理方法
JP5017784B2 (ja) プロセッサ及びこのプロセッサ適用される割込み処理制御方法
JP2007048030A (ja) ソフトウェア割り込み制御システムおよびその制御方法

Legal Events

Date Code Title Description
A977 Report on retrieval

Free format text: JAPANESE INTERMEDIATE CODE: A971007

Effective date: 20070817

A131 Notification of reasons for refusal

Free format text: JAPANESE INTERMEDIATE CODE: A131

Effective date: 20070828

A521 Request for written amendment filed

Free format text: JAPANESE INTERMEDIATE CODE: A523

Effective date: 20071029

A02 Decision of refusal

Free format text: JAPANESE INTERMEDIATE CODE: A02

Effective date: 20071218