JP2006099331A5 - - Google Patents

Download PDF

Info

Publication number
JP2006099331A5
JP2006099331A5 JP2004283529A JP2004283529A JP2006099331A5 JP 2006099331 A5 JP2006099331 A5 JP 2006099331A5 JP 2004283529 A JP2004283529 A JP 2004283529A JP 2004283529 A JP2004283529 A JP 2004283529A JP 2006099331 A5 JP2006099331 A5 JP 2006099331A5
Authority
JP
Japan
Prior art keywords
interrupt
processing
state
main
sub
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Granted
Application number
JP2004283529A
Other languages
English (en)
Japanese (ja)
Other versions
JP4345630B2 (ja
JP2006099331A (ja
Filing date
Publication date
Application filed filed Critical
Priority to JP2004283529A priority Critical patent/JP4345630B2/ja
Priority claimed from JP2004283529A external-priority patent/JP4345630B2/ja
Priority to PCT/JP2005/017646 priority patent/WO2006035728A1/ja
Priority to CNB2005800014874A priority patent/CN100549964C/zh
Priority to US10/580,848 priority patent/US8584125B2/en
Publication of JP2006099331A publication Critical patent/JP2006099331A/ja
Publication of JP2006099331A5 publication Critical patent/JP2006099331A5/ja
Application granted granted Critical
Publication of JP4345630B2 publication Critical patent/JP4345630B2/ja
Anticipated expiration legal-status Critical
Expired - Fee Related legal-status Critical Current

Links

JP2004283529A 2004-09-29 2004-09-29 情報処理装置、割り込み処理制御方法、並びにコンピュータ・プログラム Expired - Fee Related JP4345630B2 (ja)

Priority Applications (4)

Application Number Priority Date Filing Date Title
JP2004283529A JP4345630B2 (ja) 2004-09-29 2004-09-29 情報処理装置、割り込み処理制御方法、並びにコンピュータ・プログラム
PCT/JP2005/017646 WO2006035728A1 (ja) 2004-09-29 2005-09-26 情報処理装置、割り込み処理制御方法、並びにコンピュータ・プログラム
CNB2005800014874A CN100549964C (zh) 2004-09-29 2005-09-26 信息处理设备、中断处理控制方法
US10/580,848 US8584125B2 (en) 2004-09-29 2005-09-26 Apparatuses, methods, and computer-readable media for interrupt control

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
JP2004283529A JP4345630B2 (ja) 2004-09-29 2004-09-29 情報処理装置、割り込み処理制御方法、並びにコンピュータ・プログラム

Publications (3)

Publication Number Publication Date
JP2006099331A JP2006099331A (ja) 2006-04-13
JP2006099331A5 true JP2006099331A5 (enExample) 2007-10-25
JP4345630B2 JP4345630B2 (ja) 2009-10-14

Family

ID=36118873

Family Applications (1)

Application Number Title Priority Date Filing Date
JP2004283529A Expired - Fee Related JP4345630B2 (ja) 2004-09-29 2004-09-29 情報処理装置、割り込み処理制御方法、並びにコンピュータ・プログラム

Country Status (4)

Country Link
US (1) US8584125B2 (enExample)
JP (1) JP4345630B2 (enExample)
CN (1) CN100549964C (enExample)
WO (1) WO2006035728A1 (enExample)

Families Citing this family (27)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
EP2075696A3 (en) * 2007-05-10 2010-01-27 Texas Instruments Incorporated Interrupt- related circuits, systems and processes
US8180997B2 (en) * 2007-07-05 2012-05-15 Board Of Regents, University Of Texas System Dynamically composing processor cores to form logical processors
GB2454817B (en) * 2008-01-10 2012-07-04 Ibm Method and device for interrupt handling in a logically partitioned data processing system
US20100169572A1 (en) * 2008-07-22 2010-07-01 Lsi Corporation Data storage method, apparatus and system for interrupted write recovery
JP4877317B2 (ja) * 2008-12-16 2012-02-15 日本電気株式会社 情報処理装置、割り込み制御方法
JP5758914B2 (ja) * 2010-12-21 2015-08-05 パナソニック インテレクチュアル プロパティ コーポレーション オブアメリカＰａｎａｓｏｎｉｃ Ｉｎｔｅｌｌｅｃｔｕａｌ Ｐｒｏｐｅｒｔｙ Ｃｏｒｐｏｒａｔｉｏｎ ｏｆ Ａｍｅｒｉｃａ 仮想計算機システム及び仮想計算機システム制御方法
US8695010B2 (en) 2011-10-03 2014-04-08 International Business Machines Corporation Privilege level aware processor hardware resource management facility
GB2517493A (en) * 2013-08-23 2015-02-25 Advanced Risc Mach Ltd Handling access attributes for data accesses
EP3089033B1 (en) * 2013-12-27 2020-10-07 Hitachi, Ltd. Realtime hypervisor with priority interrupt support
US9952867B2 (en) 2015-06-26 2018-04-24 Microsoft Technology Licensing, Llc Mapping instruction blocks based on block size
US10409599B2 (en) 2015-06-26 2019-09-10 Microsoft Technology Licensing, Llc Decoding information about a group of instructions including a size of the group of instructions
US10175988B2 (en) 2015-06-26 2019-01-08 Microsoft Technology Licensing, Llc Explicit instruction scheduler state information for a processor
US10409606B2 (en) 2015-06-26 2019-09-10 Microsoft Technology Licensing, Llc Verifying branch targets
US10191747B2 (en) 2015-06-26 2019-01-29 Microsoft Technology Licensing, Llc Locking operand values for groups of instructions executed atomically
US10169044B2 (en) 2015-06-26 2019-01-01 Microsoft Technology Licensing, Llc Processing an encoding format field to interpret header information regarding a group of instructions
US9946548B2 (en) 2015-06-26 2018-04-17 Microsoft Technology Licensing, Llc Age-based management of instruction blocks in a processor instruction window
US11755484B2 (en) 2015-06-26 2023-09-12 Microsoft Technology Licensing, Llc Instruction block allocation
US10346168B2 (en) 2015-06-26 2019-07-09 Microsoft Technology Licensing, Llc Decoupled processor instruction window and operand buffer
US11126433B2 (en) 2015-09-19 2021-09-21 Microsoft Technology Licensing, Llc Block-based processor core composition register
US11016770B2 (en) 2015-09-19 2021-05-25 Microsoft Technology Licensing, Llc Distinct system registers for logical processors
US10768936B2 (en) 2015-09-19 2020-09-08 Microsoft Technology Licensing, Llc Block-based processor including topology and control registers to indicate resource sharing and size of logical processor
CN105786607B (zh) * 2016-03-24 2019-11-12 宇龙计算机通信科技(深圳)有限公司 一种多系统的冻结与唤醒方法及装置
US11531552B2 (en) 2017-02-06 2022-12-20 Microsoft Technology Licensing, Llc Executing multiple programs simultaneously on a processor core
US11625267B2 (en) * 2017-08-02 2023-04-11 Felica Networks, Inc. Information processing apparatus and information processing method for changing contents of a process to be performed after an interrupt is detected
JP6814756B2 (ja) * 2018-02-08 2021-01-20 日立オートモティブシステムズ株式会社 ハイパーバイザ、演算装置
CN112286847B (zh) * 2020-11-05 2023-03-10 成都菁蓉联创科技有限公司 一种提升系统外部中断响应速度的方法、装置和控制器
CN119487492A (zh) 2022-07-19 2025-02-18 三菱电机株式会社 可编程逻辑控制器、定序控制系统及激活状态控制程序

Family Cites Families (12)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US4674038A (en) * 1984-12-28 1987-06-16 International Business Machines Corporation Recovery of guest virtual machines after failure of a host real machine
JP2629278B2 (ja) * 1988-06-30 1997-07-09 株式会社日立製作所 仮想計算機システム
JP3138985B2 (ja) 1989-03-14 2001-02-26 富士通株式会社 仮想計算機
US5276815A (en) 1988-10-24 1994-01-04 Fujitsu Limited Input and output processing system for a virtual computer
JPH06250850A (ja) 1993-02-26 1994-09-09 Hitachi Ltd 入出力割込み要因の処理方法
JP3073903B2 (ja) 1995-03-06 2000-08-07 株式会社日立製作所 情報処理装置及びそのｉ／ｏ割込み制御方法
JP3196004B2 (ja) 1995-03-23 2001-08-06 株式会社日立製作所 障害回復処理方法
US6633942B1 (en) * 1999-08-12 2003-10-14 Rockwell Automation Technologies, Inc. Distributed real-time operating system providing integrated interrupt management
EP1410170B1 (en) * 2000-12-21 2010-01-20 Microsoft Corporation Logical substitution of processor control in an emulated computing environment
JP2003345612A (ja) * 2002-05-28 2003-12-05 Sony Corp 演算処理システム、コンピュータ・システム上でのタスク制御方法、並びにコンピュータ・プログラム
US7281075B2 (en) 2003-04-24 2007-10-09 International Business Machines Corporation Virtualization of a global interrupt queue
US7788669B2 (en) * 2003-05-02 2010-08-31 Microsoft Corporation System for isolating first computing environment from second execution environment while sharing resources by copying data from first portion to second portion of memory

Similar Documents

Publication Publication Date Title
JP2006099331A5 (enExample)
CN101689127B (zh) 虚拟计算机控制装置、虚拟计算机控制方法及虚拟计算机控制程序
CN107704314B (zh) 用于迁移虚拟机的方法和装置
JP4934642B2 (ja) 計算機システム
CN102822802B (zh) 多核处理器系统以及控制方法
EP1855205A1 (en) Debug supporting device, and program for causing computer to execute debug processing method
US9354952B2 (en) Application-driven shared device queue polling
US8898361B2 (en) Systems and methods for advanced interrupt scheduling and priority processing in a storage system environment
US9009702B2 (en) Application-driven shared device queue polling in a virtualized computing environment
JP2016173821A5 (enExample)
US20130042236A1 (en) Virtualization of interrupts
US10379931B2 (en) Computer system
JP5726340B2 (ja) プロセッサシステム
US20170212852A1 (en) Method and accelerator unit for interrupt handling
JP5014179B2 (ja) Ｏｓ優先度変更装置及びｏｓ優先度変更プログラム
JP5102528B2 (ja) 情報処理装置及び制御方法
JP5308383B2 (ja) 仮想マルチプロセッサシステム
JP6079805B2 (ja) 並列計算装置
JP2007206955A (ja) 情報処理装置および方法、プログラム、並びに記録媒体
CN103970617A (zh) 实体主机与虚拟服务器转移方法
WO2023144939A1 (ja) コンピュータ、制御方法及び制御プログラム
US9959225B2 (en) Computer apparatus and control method of computer apparatus
JP2004070582A (ja) イベント通知タスク制御処理方式及び方法並びにプログラム
JP2008204013A (ja) スレッド動作異常検知方法、マルチスレッドシステム
JP2008204011A (ja) マルチスレッドシステム、スレッド動作異常検知方法