JP2006024653A - Through substrate and manufacturing method thereof - Google Patents

Through substrate and manufacturing method thereof Download PDF

Info

Publication number
JP2006024653A
JP2006024653A JP2004199871A JP2004199871A JP2006024653A JP 2006024653 A JP2006024653 A JP 2006024653A JP 2004199871 A JP2004199871 A JP 2004199871A JP 2004199871 A JP2004199871 A JP 2004199871A JP 2006024653 A JP2006024653 A JP 2006024653A
Authority
JP
Japan
Prior art keywords
substrate
hole
wall surface
conductive layer
along
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Pending
Application number
JP2004199871A
Other languages
Japanese (ja)
Other versions
JP2006024653A5 (en
Inventor
Masami Yakabe
正巳 八壁
Kenichi Kagawa
健一 加川
Tomohisa Hoshino
智久 星野
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Tokyo Electron Ltd
Original Assignee
Tokyo Electron Ltd
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Tokyo Electron Ltd filed Critical Tokyo Electron Ltd
Priority to JP2004199871A priority Critical patent/JP2006024653A/en
Priority to PCT/JP2005/012425 priority patent/WO2006004128A1/en
Priority to KR1020087003018A priority patent/KR100858075B1/en
Priority to US11/631,638 priority patent/US7866038B2/en
Priority to CNB2005800221520A priority patent/CN100505178C/en
Priority to EP05765497A priority patent/EP1775761A4/en
Priority to TW094122866A priority patent/TW200616503A/en
Publication of JP2006024653A publication Critical patent/JP2006024653A/en
Publication of JP2006024653A5 publication Critical patent/JP2006024653A5/ja
Pending legal-status Critical Current

Links

Images

Landscapes

  • Internal Circuitry In Semiconductor Integrated Circuit Devices (AREA)
  • Semiconductor Integrated Circuits (AREA)
  • Printing Elements For Providing Electric Connections Between Printed Circuits (AREA)

Abstract

<P>PROBLEM TO BE SOLVED: To provide a through electrode for excluding noise by crosstalk. <P>SOLUTION: A through substrate comprises a silicon substrate 10 having a through hole 19 penetrating a front 11 and a backside 12, a silicon oxide film 13 provided along the inner wall surface of the through hole 19, Zn and Cu layers 14, 15 formed on the inner wall surface of the silicon oxide film 13, and a Cu-plated layer 18 grown from a Cu seed layer 17 via an insulating layer 16 in-between along the inner wall surface of the Zn and Cu layers 14, 15. <P>COPYRIGHT: (C)2006,JPO&NCIPI

Description

この発明は、貫通基板およびその製造方法に関し、特に、信号伝達経路としても利用可能な、貫通基板およびその製造方法に関する。   The present invention relates to a through-hole substrate and a manufacturing method thereof, and more particularly, to a through-hole substrate that can be used as a signal transmission path and a manufacturing method thereof.

従来の、多層配線回路基板は、配線層が高密度化されることにより、信号線が近接することでお互いの信号配線間にクロストークノイズが生じ、回路の駆動素子に動作不良を発生させるという問題があった。このような問題を解決する一つの方法が、たとえば、特開2004−63725号公報(特許文献1)に記載されている。   In the conventional multilayer wiring circuit board, when the wiring layer is densified, the signal lines are close to each other, so that crosstalk noise is generated between the signal wirings, and the circuit drive element is caused to malfunction. There was a problem. One method for solving such a problem is described in, for example, Japanese Patent Application Laid-Open No. 2004-63725 (Patent Document 1).

同公報によれば、基板の内部に同軸構造の同軸線を形成して、信号配線層として利用している。
特開2004−63725号公報(段落番号0004、図1等)
According to the publication, a coaxial line having a coaxial structure is formed inside a substrate and used as a signal wiring layer.
JP 2004-63725 A (paragraph number 0004, FIG. 1 etc.)

従来のクロストークノイズを排除する方法は上記のように行なわれていた。特許文献1においては、同軸構造を基板に平行に配置して、それを接地電位や電源電位の層の近傍に配置することによって、ノイズの排除を行なっているため、基板内の構成が複雑になるという問題があった。   Conventional methods for eliminating crosstalk noise have been performed as described above. In Patent Document 1, noise is eliminated by arranging a coaxial structure parallel to the substrate and arranging it in the vicinity of the ground potential or power supply potential layer, so that the configuration in the substrate is complicated. There was a problem of becoming.

この発明は、上記のような課題に鑑みてなされたもので、クロストークによるノイズを排除できる貫通基板およびその製造方法を提供することを目的とする。   The present invention has been made in view of the above-described problems, and an object thereof is to provide a through-hole substrate that can eliminate noise due to crosstalk and a method for manufacturing the same.

この発明にかかる貫通基板は、表裏面とを貫通する貫通孔を有する基板と、貫通孔の内壁面に沿って設けられ、内部に内壁面を有する第1導電層と、第1導電層の内壁面に沿って、間に絶縁層を介して設けられた第2導電層とを有する。 A through substrate according to the present invention includes a substrate having a through hole penetrating the front and back surfaces, a first conductive layer provided along an inner wall surface of the through hole, and having an inner wall surface therein, and an inner portion of the first conductive layer. A second conductive layer is provided along the wall surface with an insulating layer interposed therebetween.

好ましくは、第1導電層はシールド線として作動し、第2導電層は、信号線として作動する。   Preferably, the first conductive layer operates as a shield line, and the second conductive layer operates as a signal line.

基板は絶縁物基板であってもよいし、半導体基板であってもよい。   The substrate may be an insulator substrate or a semiconductor substrate.

基板が半導体基板の場合は、貫通孔の内壁面と第1導電層との間に絶縁層をさらに含む。   When the substrate is a semiconductor substrate, an insulating layer is further included between the inner wall surface of the through hole and the first conductive layer.

貫通孔はインターポーザの貫通孔であってもよい。   The through hole may be a through hole of an interposer.

この発明の他の局面においては、貫通基板の製造方法は、表裏面とを有する基板を準備するステップと、基板に貫通孔を形成するステップと、貫通孔の内壁面に沿って、内部に内壁面を有する第1導電層を形成するステップと、第1導電層の内壁面に沿って、間に絶縁層を介して第2導電層を形成するステップとを含む。   In another aspect of the present invention, a method for manufacturing a through-hole substrate includes a step of preparing a substrate having front and back surfaces, a step of forming a through-hole in the substrate, and an inner wall along the inner wall surface of the through-hole. Forming a first conductive layer having a wall surface, and forming a second conductive layer along an inner wall surface of the first conductive layer with an insulating layer therebetween.

好ましくは、表裏面とを有する基板を準備するステップは、半導体基板を準備するステップ含み、貫通孔の内壁面に沿って、内部に内壁面を有する第1導電層を形成する前に、貫通孔の内壁面に沿って、内部に内壁面を有する絶縁層を形成するステップをさらに含み、その後、絶縁層の内壁面に沿って第2導電層を形成するステップを含む。   Preferably, the step of preparing the substrate having the front and back surfaces includes the step of preparing a semiconductor substrate, and before forming the first conductive layer having the inner wall surface along the inner wall surface of the through hole. The method further includes forming an insulating layer having an inner wall surface along the inner wall surface, and then forming a second conductive layer along the inner wall surface of the insulating layer.

この発明に係る貫通基板は、表裏面とを貫通する貫通孔の内壁面に沿って設けられた第1導電層と、第1導電層の内壁面に沿って、間に絶縁層を介して設けられた第2導電層とを有する。貫通孔の内部に第2導電層が絶縁層を介して第1導電層で囲われ構成が形成されるため、遮蔽性の向上した同軸ケーブルの構成が得られる。その結果、クロストークによるノイズを排除できる貫通基板を提供できる。   The through substrate according to the present invention is provided with a first conductive layer provided along the inner wall surface of the through hole penetrating the front and back surfaces, and an insulating layer interposed along the inner wall surface of the first conductive layer. A second conductive layer. Since the second conductive layer is surrounded by the first conductive layer through the insulating layer inside the through hole, a configuration of a coaxial cable with improved shielding is obtained. As a result, it is possible to provide a through substrate that can eliminate noise due to crosstalk.

以下、図面を参照して、この発明の一実施形態を図面を参照して説明する。図1は、この発明の一実施の形態に係る貫通基板の製造工程をステップごとに示す図である。ここで貫通基板とは、基板の表面から裏面に渡って貫通孔を有している基板のことをいい、プリント基板(フレキシブルを含む)およびインターポーザ(シリコンインターポーザを含む)を含む。   Hereinafter, an embodiment of the present invention will be described with reference to the drawings. FIG. 1 is a diagram showing a step of manufacturing a through-hole substrate according to an embodiment of the present invention. Here, the through substrate refers to a substrate having a through hole from the front surface to the back surface of the substrate, and includes a printed circuit board (including flexible) and an interposer (including a silicon interposer).

図1を参照して、まず、表面11および裏面12を有し両面間を貫通する複数の貫通孔19が設けられたシリコンの基板(貫通基板)10を準備する。なお、基板10全体はシリコン酸化膜13で覆われているものとする。次いで、たとえば、無電解メッキで貫通孔19の内部および表面および裏面の周囲にZnの層14を形成する(図1(A))。次いで、Znの層14の上にCuの層15を同じく無電解メッキで形成する(図1(B)、これらの層が第1導電層となる)。次に、Cuの層15の上に、たとえば、スパッタリングで絶縁層16を形成する。この絶縁層16は、スパッタリングに限らず、CVDによりシリコン酸化膜やシリコン窒化膜を形成してもよいし、電着樹脂形成してもよい。ここで電着樹脂としては、PTFEや、レジストや、ポリイミドや、ポリアミド等がある。   Referring to FIG. 1, first, a silicon substrate (penetrating substrate) 10 having a front surface 11 and a back surface 12 and having a plurality of through holes 19 penetrating between both surfaces is prepared. It is assumed that the entire substrate 10 is covered with the silicon oxide film 13. Next, for example, a Zn layer 14 is formed in the through hole 19 and around the front and back surfaces by electroless plating (FIG. 1A). Next, a Cu layer 15 is similarly formed on the Zn layer 14 by electroless plating (FIG. 1B, these layers become the first conductive layers). Next, the insulating layer 16 is formed on the Cu layer 15 by sputtering, for example. The insulating layer 16 is not limited to sputtering, and a silicon oxide film or a silicon nitride film may be formed by CVD, or an electrodeposition resin may be formed. Examples of the electrodeposition resin include PTFE, resist, polyimide, polyamide, and the like.

なお、スパッタリングやCVDは、真空装置を準備する必要があるが、電着樹脂はそのような必要が無いため、好ましい。   In addition, although sputtering and CVD need to prepare a vacuum apparatus, since electrodeposition resin does not need such, it is preferable.

次に、貫通孔19の裏面12側において、たとえばCuのシード層17を設け、これを電界または無電解メッキの電極として形成し、この電極から、表面11側に向けて絶縁層16で構成された貫通孔の内部にメッキの層を成長させて貫通した導電層(第2導電層)18を形成する(図1(D))。   Next, on the back surface 12 side of the through-hole 19, for example, a Cu seed layer 17 is provided, which is formed as an electrode for electric field or electroless plating, and is composed of an insulating layer 16 from this electrode toward the front surface 11 side. A conductive layer (second conductive layer) 18 is formed by growing a plated layer inside the through-hole (FIG. 1D).

これによって、基板10の貫通孔19は、その中心から導電層18、絶縁層16、導電層15および14で充填され、遮蔽性の向上した、同軸ケーブルの形状が得られる。この形状は、ノイズが低減できるとともに、寄生容量を減らすとともに、信号の高速伝送が可能な、同軸ケーブルの形状を有したビアホールであるので、以下、この形状を同軸ビアという。   As a result, the through hole 19 of the substrate 10 is filled with the conductive layer 18, the insulating layer 16, and the conductive layers 15 and 14 from the center thereof, and a coaxial cable shape with improved shielding is obtained. This shape is a via hole having the shape of a coaxial cable that can reduce noise, reduce parasitic capacitance, and transmit signals at a high speed. This shape is hereinafter referred to as a coaxial via.

次にこの発明の他の実施の形態について説明する。上記実施の形態においては、シリコンの基板を用いた例について説明したが、この実施の形態においては、貫通基板として、ガラス基板やサファイヤ基板のような、絶縁基板を用いる。   Next, another embodiment of the present invention will be described. In the above embodiment, an example in which a silicon substrate is used has been described. However, in this embodiment, an insulating substrate such as a glass substrate or a sapphire substrate is used as the through substrate.

図2は、そのような、絶縁基板を用いた場合の図1に対応する図である。図2を参照して、この実施の形態においては、貫通基板が絶縁基板であるため、先の実施の形態のように、貫通孔の内壁に沿って酸化膜のような絶縁層13を設ける必要がない。   FIG. 2 is a diagram corresponding to FIG. 1 when such an insulating substrate is used. Referring to FIG. 2, in this embodiment, since the through substrate is an insulating substrate, it is necessary to provide an insulating layer 13 such as an oxide film along the inner wall of the through hole as in the previous embodiment. There is no.

それ以外の部分については、先の実施の形態と同様であるので、その説明は省略する。   The other parts are the same as those in the previous embodiment, and the description thereof is omitted.

なお、この貫通基板は、複数の貫通孔を有する、インターポーザに適用されてもよい。   In addition, this through substrate may be applied to an interposer having a plurality of through holes.

以上、図面を参照してこの発明の実施形態を説明したが、この発明は、図示した実施形態のものに限定されない。図示された実施形態に対して、この発明と同一の範囲内において、あるいは均等の範囲内において、種々の修正や変形を加えることが可能である。   As mentioned above, although embodiment of this invention was described with reference to drawings, this invention is not limited to the thing of embodiment shown in figure. Various modifications and variations can be made to the illustrated embodiment within the same range or equivalent range as the present invention.

この発明に係る貫通基板は、同軸ケーブルと同様の機能を有する基板として、有利に利用されうる。     The through substrate according to the present invention can be advantageously used as a substrate having a function similar to that of a coaxial cable.

基板として半導体基板を用いた場合の、貫通基板の製造方法をステップごとに示す図である。It is a figure which shows the manufacturing method of a penetration substrate for every step at the time of using a semiconductor substrate as a board | substrate. 基板として絶縁基板を用いた場合の、貫通基板の製造方法をステップごとに示す図である。It is a figure which shows the manufacturing method of a penetration substrate for every step at the time of using an insulating substrate as a board | substrate.

符号の説明Explanation of symbols

10 基板、11 表面、12 裏面、13 酸化膜、14 Znメッキ層、15 Cuメッキ層、16 絶縁層、17 シード層、18 導電層、19 貫通孔。

10 substrate, 11 surface, 12 back surface, 13 oxide film, 14 Zn plating layer, 15 Cu plating layer, 16 insulating layer, 17 seed layer, 18 conductive layer, 19 through-hole.

Claims (7)

表裏面とを貫通する貫通孔を有する基板と、
前記貫通孔の内壁面に沿って設けられ、内部に内壁面を有する第1導電層と、
前記第1導電層の内壁面に沿って、間に絶縁層を介して設けられた第2導電層とを有する、貫通基板。
A substrate having a through hole penetrating the front and back surfaces;
A first conductive layer provided along an inner wall surface of the through-hole and having an inner wall surface inside;
A through substrate having a second conductive layer provided along an inner wall surface of the first conductive layer with an insulating layer interposed therebetween.
前記第1導電層はシールド線として作動し、前記第2導電層は、信号線として作動する、請求項1に記載の貫通基板。 The through-hole wiring board according to claim 1, wherein the first conductive layer operates as a shield line, and the second conductive layer operates as a signal line. 前記基板は絶縁物基板を含む、請求項1または2に記載の貫通基板。 The through substrate according to claim 1, wherein the substrate includes an insulating substrate. 前記基板は半導体基板を含み、
前記貫通孔の内壁面と前記第1導電層との間に絶縁層をさらに含む、前記請求項1または2に記載の貫通基板。
The substrate includes a semiconductor substrate;
The through substrate according to claim 1, further comprising an insulating layer between an inner wall surface of the through hole and the first conductive layer.
前記貫通孔はインターポーザの貫通孔である、請求項1または2に記載の貫通基板。 The through substrate according to claim 1, wherein the through hole is a through hole of an interposer. 表裏面とを有する基板を準備するステップと、
前記基板に貫通孔を形成するステップと、
前記貫通孔の内壁面に沿って、内部に内壁面を有する第1導電層を形成するステップと、
前記第1導電層の内壁面に沿って、間に絶縁層を介して第2導電層を形成するステップとを含む、貫通基板の製造方法。
Preparing a substrate having front and back surfaces;
Forming a through hole in the substrate;
Forming a first conductive layer having an inner wall surface along the inner wall surface of the through hole;
Forming a second conductive layer along an inner wall surface of the first conductive layer via an insulating layer therebetween.
前記表裏面とを有する基板を準備するステップは、半導体基板を準備するステップ含み、
前記貫通孔の内壁面に沿って、内部に内壁面を有する第1導電層を形成する前に、前記貫通孔の内壁面に沿って、内部に内壁面を有する絶縁層を形成するステップをさらに含み、その後、絶縁層の内壁面に沿って前記第2導電層を形成するステップを含む、請求項6に記載の貫通基板の製造方法。


Preparing the substrate having the front and back surfaces comprises preparing a semiconductor substrate;
Forming an insulating layer having an inner wall surface along the inner wall surface of the through hole before forming the first conductive layer having the inner wall surface along the inner wall surface of the through hole; The manufacturing method of the penetration substrate of Claim 6 including the step of forming the said 2nd conductive layer along the inner wall face of an insulating layer including after that.


JP2004199871A 2004-07-06 2004-07-06 Through substrate and manufacturing method thereof Pending JP2006024653A (en)

Priority Applications (7)

Application Number Priority Date Filing Date Title
JP2004199871A JP2006024653A (en) 2004-07-06 2004-07-06 Through substrate and manufacturing method thereof
PCT/JP2005/012425 WO2006004128A1 (en) 2004-07-06 2005-07-05 Through substrate and interposer, and method for manufacturing through substrate
KR1020087003018A KR100858075B1 (en) 2004-07-06 2005-07-05 Interposer
US11/631,638 US7866038B2 (en) 2004-07-06 2005-07-05 Through substrate, interposer and manufacturing method of through substrate
CNB2005800221520A CN100505178C (en) 2004-07-06 2005-07-05 Through substrate and interposer, and method for manufacturing through substrate
EP05765497A EP1775761A4 (en) 2004-07-06 2005-07-05 Through substrate and interposer, and method for manufacturing through substrate
TW094122866A TW200616503A (en) 2004-07-06 2005-07-06 Through substrate and interposer, and method for manufacturing through substrate

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
JP2004199871A JP2006024653A (en) 2004-07-06 2004-07-06 Through substrate and manufacturing method thereof

Publications (2)

Publication Number Publication Date
JP2006024653A true JP2006024653A (en) 2006-01-26
JP2006024653A5 JP2006024653A5 (en) 2007-04-05

Family

ID=35797731

Family Applications (1)

Application Number Title Priority Date Filing Date
JP2004199871A Pending JP2006024653A (en) 2004-07-06 2004-07-06 Through substrate and manufacturing method thereof

Country Status (2)

Country Link
JP (1) JP2006024653A (en)
CN (1) CN100505178C (en)

Cited By (10)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JP2007173856A (en) * 2007-02-05 2007-07-05 Matsushita Electric Works Ltd Forming method of through-hole wiring to semiconductor wafer
KR100916771B1 (en) * 2007-10-08 2009-09-14 성균관대학교산학협력단 Method for forming a through hole electrode
KR101031134B1 (en) 2008-09-11 2011-04-27 주식회사 동부하이텍 Contact of semiconductor device and manufacturing method thereof
EP2388814A2 (en) 2010-05-21 2011-11-23 Napra co.,Ltd Electronic device and manufacturing method therefor
US8288772B2 (en) 2008-10-16 2012-10-16 Dai Nippon Printing Co., Ltd. Through hole electrode substrate with different area weighted average crystal grain diameter of metal in the conductive part and semiconductor device using the through hole electrode substrate
JP2013161910A (en) * 2012-02-03 2013-08-19 Osaka Prefecture Univ Semiconductor device manufacturing method, semiconductor device, infrared sensor manufacturing method and infrared sensor
JP2014093406A (en) * 2012-11-02 2014-05-19 Toppan Printing Co Ltd Wiring board with through electrode and manufacturing method of the same
JP2017509154A (en) * 2014-03-04 2017-03-30 クアルコム,インコーポレイテッド Substrate with conductive vias
US9930779B2 (en) 2016-04-28 2018-03-27 Tdk Corporation Through wiring substrate
JP2019507960A (en) * 2016-03-07 2019-03-22 マイクロン テクノロジー,インク. Low capacitance through substrate via structure

Families Citing this family (4)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
KR101052870B1 (en) * 2008-04-21 2011-07-29 주식회사 하이닉스반도체 A laminated semiconductor package having a through electrode, a circuit board having the same, a semiconductor package having the same, and a semiconductor package
US8455356B2 (en) * 2010-01-21 2013-06-04 International Business Machines Corporation Integrated void fill for through silicon via
TWI449138B (en) * 2011-01-19 2014-08-11 Subtron Technology Co Ltd Package carrier
CN105390475A (en) * 2015-10-20 2016-03-09 北京大学 Capacitor integration structure inside substrate, and manufacturing method thereof

Citations (6)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JP2001352017A (en) * 2000-06-06 2001-12-21 Fujitsu Ltd Electronic device packaging substrate and its manufacturing method
JP2002009193A (en) * 2000-04-18 2002-01-11 Matsushita Electric Ind Co Ltd Semiconductor device
WO2002078087A2 (en) * 2001-02-22 2002-10-03 Tru-Si Technologies, Inc. Semiconductor chip having multiple conductive layers in an opening, and method for fabricating same
JP2004119606A (en) * 2002-09-25 2004-04-15 Canon Inc Semiconductor substrate and method for filling through-hole thereof
EP1415950A2 (en) * 2002-10-17 2004-05-06 Institute of Microelectronics Wafer-level package for micro-electro-mechanical systems
JP2006019455A (en) * 2004-06-30 2006-01-19 Nec Electronics Corp Semiconductor device and manufacturing method thereof

Patent Citations (7)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JP2002009193A (en) * 2000-04-18 2002-01-11 Matsushita Electric Ind Co Ltd Semiconductor device
JP2001352017A (en) * 2000-06-06 2001-12-21 Fujitsu Ltd Electronic device packaging substrate and its manufacturing method
WO2002078087A2 (en) * 2001-02-22 2002-10-03 Tru-Si Technologies, Inc. Semiconductor chip having multiple conductive layers in an opening, and method for fabricating same
JP2004526321A (en) * 2001-02-22 2004-08-26 トル−シ・テクノロジーズ・インコーポレイテッド Semiconductor structure having a plurality of conductive layers formed in openings and method of manufacturing the same
JP2004119606A (en) * 2002-09-25 2004-04-15 Canon Inc Semiconductor substrate and method for filling through-hole thereof
EP1415950A2 (en) * 2002-10-17 2004-05-06 Institute of Microelectronics Wafer-level package for micro-electro-mechanical systems
JP2006019455A (en) * 2004-06-30 2006-01-19 Nec Electronics Corp Semiconductor device and manufacturing method thereof

Cited By (12)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JP2007173856A (en) * 2007-02-05 2007-07-05 Matsushita Electric Works Ltd Forming method of through-hole wiring to semiconductor wafer
KR100916771B1 (en) * 2007-10-08 2009-09-14 성균관대학교산학협력단 Method for forming a through hole electrode
KR101031134B1 (en) 2008-09-11 2011-04-27 주식회사 동부하이텍 Contact of semiconductor device and manufacturing method thereof
US8288772B2 (en) 2008-10-16 2012-10-16 Dai Nippon Printing Co., Ltd. Through hole electrode substrate with different area weighted average crystal grain diameter of metal in the conductive part and semiconductor device using the through hole electrode substrate
US8637397B2 (en) 2008-10-16 2014-01-28 Dai Nippon Printing Co., Ltd Method for manufacturing a through hole electrode substrate
EP2388814A2 (en) 2010-05-21 2011-11-23 Napra co.,Ltd Electronic device and manufacturing method therefor
US9685394B2 (en) 2010-05-21 2017-06-20 Napra Co., Ltd. Electronic device and manufacturing method therefor
JP2013161910A (en) * 2012-02-03 2013-08-19 Osaka Prefecture Univ Semiconductor device manufacturing method, semiconductor device, infrared sensor manufacturing method and infrared sensor
JP2014093406A (en) * 2012-11-02 2014-05-19 Toppan Printing Co Ltd Wiring board with through electrode and manufacturing method of the same
JP2017509154A (en) * 2014-03-04 2017-03-30 クアルコム,インコーポレイテッド Substrate with conductive vias
JP2019507960A (en) * 2016-03-07 2019-03-22 マイクロン テクノロジー,インク. Low capacitance through substrate via structure
US9930779B2 (en) 2016-04-28 2018-03-27 Tdk Corporation Through wiring substrate

Also Published As

Publication number Publication date
CN100505178C (en) 2009-06-24
CN1977365A (en) 2007-06-06

Similar Documents

Publication Publication Date Title
WO2006004128A1 (en) Through substrate and interposer, and method for manufacturing through substrate
JP2006024653A (en) Through substrate and manufacturing method thereof
JP5506737B2 (en) Signal transmission circuit
US20190333848A1 (en) Ground via clustering for crosstalk mitigation
US8153906B2 (en) Interconnection structure for improving signal integrity
TWI528871B (en) Method and structure for coaxial via routing in printed circuit boards for improved signal integrity
CN111316434B (en) Electronic substrate with differential coaxial vias
US10201085B2 (en) Methods of forming blind vias for printed circuit boards
US20220192007A1 (en) Printed Circuit Board, Communications Device, and Manufacturing Method
US20020130739A1 (en) Embedded waveguide and embedded electromagnetic shielding
US8072774B2 (en) Substrate including wiring for transmitting signal, apparatus and system including the substrate
TWI692996B (en) Printed circuit board having emi shielding function and method for manufacturing of the same, and flat cable using the same
KR20070108258A (en) Printed wiring board
US20120187550A1 (en) Interconnection structure, apparatus therewith, circuit structure therewith
CN109587942B (en) Clearance size reduction for backdrilled differential vias
JP2004289164A (en) Method and apparatus for providing interlayer connection and connector mount in multilayer circuit board
TW201528884A (en) Circuit board and electronic assembely
US8119928B2 (en) Multi-layered wiring substrate and method of manufacturing the same
JP2004158553A (en) Semiconductor device
JP2006245081A (en) Printed circuit board, digital/analog hybrid circuit, and shield pattern
JP2013115110A (en) Printed wiring board of step structure
JP2007305756A (en) Circuit board
JP2012243857A (en) Printed board and manufacturing method of printed board
JP2015149356A (en) Multilayer circuit board
US9717142B2 (en) Multilayer wiring substrate, method of producing the same, and semiconductor product

Legal Events

Date Code Title Description
A521 Request for written amendment filed

Free format text: JAPANESE INTERMEDIATE CODE: A523

Effective date: 20070220

A621 Written request for application examination

Free format text: JAPANESE INTERMEDIATE CODE: A621

Effective date: 20070220

A131 Notification of reasons for refusal

Free format text: JAPANESE INTERMEDIATE CODE: A131

Effective date: 20100427

A521 Request for written amendment filed

Free format text: JAPANESE INTERMEDIATE CODE: A523

Effective date: 20100622

A131 Notification of reasons for refusal

Free format text: JAPANESE INTERMEDIATE CODE: A131

Effective date: 20110531

A521 Request for written amendment filed

Free format text: JAPANESE INTERMEDIATE CODE: A523

Effective date: 20110726

A02 Decision of refusal

Free format text: JAPANESE INTERMEDIATE CODE: A02

Effective date: 20120306