US9062710B2
(en)
*
|
2013-02-05 |
2015-06-23 |
Schaeffler Technologies AG & Co. KG |
Combined load rolling bearing
|
US7412672B1
(en)
*
|
2002-01-16 |
2008-08-12 |
Syntest Technologies, Inc. |
Method and apparatus for broadcasting scan patterns in a scan-based integrated circuit
|
US7444567B2
(en)
*
|
2002-04-09 |
2008-10-28 |
Syntest Technologies, Inc. |
Method and apparatus for unifying self-test with scan-test during prototype debug and production test
|
US7082558B2
(en)
*
|
2002-11-25 |
2006-07-25 |
Texas Instruments Incorporated |
Increasing possible test patterns which can be used with sequential scanning techniques to perform speed analysis
|
US7240260B2
(en)
|
2002-12-11 |
2007-07-03 |
Intel Corporation |
Stimulus generation
|
US7058869B2
(en)
*
|
2003-01-28 |
2006-06-06 |
Syntest Technologies, Inc. |
Method and apparatus for debug, diagnosis, and yield improvement of scan-based integrated circuits
|
US7509550B2
(en)
*
|
2003-02-13 |
2009-03-24 |
Janusz Rajski |
Fault diagnosis of compressed test responses
|
EP1595211B1
(en)
*
|
2003-02-13 |
2008-07-09 |
Mentor Graphics Corporation |
Compressing test responses using a compactor
|
US7512851B2
(en)
*
|
2003-08-01 |
2009-03-31 |
Syntest Technologies, Inc. |
Method and apparatus for shifting at-speed scan patterns in a scan-based integrated circuit
|
US7574640B2
(en)
*
|
2003-09-05 |
2009-08-11 |
Intel Corporation |
Compacting circuit responses
|
US20050138500A1
(en)
*
|
2003-11-25 |
2005-06-23 |
Chimsong Sul |
Functional test design for testability (DFT) and test architecture for decreased tester channel resources
|
US7231615B2
(en)
*
|
2003-12-08 |
2007-06-12 |
Cadence Design Systems, Inc. |
Methods and apparatus for transforming sequential logic designs into equivalent combinational logic
|
US20050210349A1
(en)
*
|
2004-03-22 |
2005-09-22 |
Lambert Michael R |
Scan test tools, models and/or methods
|
US7590905B2
(en)
*
|
2004-05-24 |
2009-09-15 |
Syntest Technologies, Inc. |
Method and apparatus for pipelined scan compression
|
US7945833B1
(en)
|
2004-05-24 |
2011-05-17 |
Syntest Technologies, Inc. |
Method and apparatus for pipelined scan compression
|
US7231570B2
(en)
|
2004-05-26 |
2007-06-12 |
Syntest Technologies, Inc. |
Method and apparatus for multi-level scan compression
|
US7272767B2
(en)
*
|
2005-04-29 |
2007-09-18 |
Freescale Semiconductor, Inc. |
Methods and apparatus for incorporating IDDQ testing into logic BIST
|
EP1946132B1
(en)
*
|
2005-11-04 |
2010-04-14 |
Nxp B.V. |
Integrated circuit test method and test apparatus
|
ATE464572T1
(de)
*
|
2005-11-14 |
2010-04-15 |
Nxp Bv |
Integrierte schaltungsanordnung und entwurfsverfahren
|
US8020047B2
(en)
*
|
2006-01-17 |
2011-09-13 |
Xyratex Technology Limited |
Method and apparatus for managing storage of data
|
JP5268656B2
(ja)
|
2006-02-17 |
2013-08-21 |
メンター グラフィックス コーポレイション |
マルチステージ・テスト応答コンパクタ
|
JP4842876B2
(ja)
*
|
2007-03-30 |
2011-12-21 |
富士通セミコンダクター株式会社 |
故障診断装置及び故障診断方法
|
US8423845B2
(en)
*
|
2008-12-01 |
2013-04-16 |
Mentor Graphics Corporation |
On-chip logic to log failures during production testing and enable debugging for failure diagnosis
|
CN101515479B
(zh)
*
|
2009-03-30 |
2014-11-19 |
北京中星微电子有限公司 |
一种提高扫描链测试覆盖率的方法和装置
|
US7996741B2
(en)
|
2009-08-24 |
2011-08-09 |
Syntest Technologies, Inc. |
Method and apparatus for low-pin-count scan compression
|
US8205125B2
(en)
*
|
2009-10-23 |
2012-06-19 |
Texas Instruments Incorporated |
Enhanced control in scan tests of integrated circuits with partitioned scan chains
|
WO2011086884A1
(ja)
*
|
2010-01-15 |
2011-07-21 |
国立大学法人 奈良先端科学技術大学院大学 |
半導体集積回路のテストパターン生成方法、プログラム、およびコンピュータ読み取り可能な記録媒体
|
JP2013186620A
(ja)
|
2012-03-07 |
2013-09-19 |
Toshiba Corp |
半導体集積回路の設計装置、半導体集積回路の設計方法、半導体集積回路の設計プログラム、及び半導体集積回路の設計プログラムを記憶した記憶媒体
|
US8924803B2
(en)
*
|
2012-10-17 |
2014-12-30 |
Nanya Technology Corporation |
Boundary scan test interface circuit
|
US9057765B2
(en)
*
|
2013-04-12 |
2015-06-16 |
International Business Machines Corporation |
Scan compression ratio based on fault density
|
US9110135B2
(en)
*
|
2013-09-23 |
2015-08-18 |
International Business Machines Corporation |
Chip testing with exclusive OR
|
US9404969B1
(en)
*
|
2013-11-01 |
2016-08-02 |
Cadence Design Systems, Inc. |
Method and apparatus for efficient hierarchical chip testing and diagnostics with support for partially bad dies
|
US9448284B2
(en)
*
|
2014-05-08 |
2016-09-20 |
Texas Instruments Incorporated |
Method and apparatus for test time reduction using fractional data packing
|
JP6530216B2
(ja)
*
|
2015-03-27 |
2019-06-12 |
株式会社メガチップス |
半導体集積回路の試験回路及びこれを用いた試験方法
|
US10184980B2
(en)
*
|
2016-09-06 |
2019-01-22 |
Texas Instruments Incorporated |
Multiple input signature register analysis for digital circuitry
|
EP3324295B1
(en)
*
|
2016-11-18 |
2021-04-14 |
u-blox AG |
Self-test capable integrated circuit apparatus and method of self-testing an integrated circuit
|
CN108226763B
(zh)
*
|
2016-12-15 |
2021-08-20 |
三星电子株式会社 |
用于扫描链重新排序的方法、设备和计算机程序产品
|
US10775432B2
(en)
*
|
2018-05-30 |
2020-09-15 |
Seagate Technology Llc |
Programmable scan compression
|
US10746790B1
(en)
|
2019-03-25 |
2020-08-18 |
International Business Machines Corporation |
Constrained pseudorandom test pattern for in-system logic built-in self-test
|
KR102412816B1
(ko)
*
|
2020-10-23 |
2022-06-23 |
연세대학교 산학협력단 |
스캔 셀 재배치 방법 및 스캔 셀 재배치 장치
|
KR102432940B1
(ko)
*
|
2020-10-29 |
2022-08-18 |
에스케이하이닉스 주식회사 |
반도체 테스트 시스템
|
US11378623B2
(en)
*
|
2020-12-08 |
2022-07-05 |
International Business Machines Corporation |
Diagnostic enhancement for multiple instances of identical structures
|