JP2005159183A - Manufacturing method of electronic apparatus - Google Patents

Manufacturing method of electronic apparatus Download PDF

Info

Publication number
JP2005159183A
JP2005159183A JP2003398230A JP2003398230A JP2005159183A JP 2005159183 A JP2005159183 A JP 2005159183A JP 2003398230 A JP2003398230 A JP 2003398230A JP 2003398230 A JP2003398230 A JP 2003398230A JP 2005159183 A JP2005159183 A JP 2005159183A
Authority
JP
Japan
Prior art keywords
mother board
substrate
main surface
mother
mother substrate
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Pending
Application number
JP2003398230A
Other languages
Japanese (ja)
Inventor
Sachiko Yoshida
幸子 吉田
Yasuo Matsuo
康生 松尾
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Kyocera Corp
Original Assignee
Kyocera Corp
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Kyocera Corp filed Critical Kyocera Corp
Priority to JP2003398230A priority Critical patent/JP2005159183A/en
Publication of JP2005159183A publication Critical patent/JP2005159183A/en
Pending legal-status Critical Current

Links

Images

Abstract

<P>PROBLEM TO BE SOLVED: To provide the manufacturing method of an electronic apparatus which can attain an electronic apparatus having higher connection reliability by effectively preventing generation of burrs at the time of dividing a mother substrate. <P>SOLUTION: The manufacturing method of an electronic apparatus comprising the step of preparing for the mother substrate 1 which is defined into a plurality of substrate regions arranged like a matrix, and includes a recess 3 which is formed at least on one main surface bridging over the boundary of adjacent substrate regions and allows deposition, at the internal surface thereof, of a conductor pattern 2 which will become an external terminal, and thereafter mounting an electronic component element 4 to each substrate region of the other main surface of the mother substrate 1; the step of closely depositing one main surface of the mother substrate 1 and a resin material 7 to an adhesive sheet 8 by placing the mother substrate 1 on the adhesive sheet 8; and the step of dividing the mother substrate 1 for a plurality of electronic apparatuses corresponding one to one to the substrate region by cutting the mother substrate 1, together with the conductor pattern 2, from the other main surface of the mother substrate 1 using a dicer 9 along the external circumference of each substrate region. <P>COPYRIGHT: (C)2005,JPO&NCIPI

Description

本発明は、携帯電話機やパーソナルコンピュータ等の通信機器、電子機器に組み込まれて使用される電子装置の製造方法に関するものである。   The present invention relates to a method of manufacturing an electronic device used by being incorporated in a communication device such as a mobile phone or a personal computer, or an electronic device.

従来より、携帯電話機等の通信機器、電子機器等に種々の電気回路を備えた電子装置が用いられている。   2. Description of the Related Art Conventionally, electronic devices including various electric circuits have been used in communication devices such as mobile phones, electronic devices, and the like.

図3は電子装置の斜視図であり、図4は図3に示した電子装置の断面図である。この電子装置は、複数の絶縁体層を積層してなる積層体50からなり、前記積層体50の内部に信号配線及びグランド配線用の配線パターン51を形成するとともに、該配線パターン51と電気的に接続される電子部品素子52を前記積層体50の上面に搭載することにより所定の電気回路を構成している。   FIG. 3 is a perspective view of the electronic device, and FIG. 4 is a cross-sectional view of the electronic device shown in FIG. This electronic device includes a laminated body 50 formed by laminating a plurality of insulator layers. A wiring pattern 51 for signal wiring and ground wiring is formed in the laminated body 50, and the wiring pattern 51 is electrically connected to the wiring pattern 51. A predetermined electric circuit is configured by mounting the electronic component element 52 connected to the upper surface of the laminate 50.

また前記積層体50の下面四隅には、内面に外部電極端子となる導体パターン53が被着された切り欠き部54が形成されている。この切り欠き部54は、電子装置をマザーボード等の外部配線基板に実装し半田接合させる際に、半田を収容するスペースとなる。また、切り欠き部54に被着された導体パターン53を溶融した半田が這い上がることによりフィレットが形成されるようになっており、これによって電子装置と外部配線基板との接合強度を良好に保持させることができる。   In addition, at the four corners of the lower surface of the laminate 50, cutout portions 54 are formed on the inner surface of which a conductor pattern 53 serving as an external electrode terminal is attached. The notch 54 becomes a space for accommodating solder when the electronic device is mounted on an external wiring board such as a mother board and soldered. In addition, a fillet is formed by the solder that melts the conductive pattern 53 attached to the notch 54 rising, so that the bonding strength between the electronic device and the external wiring board can be maintained well. Can be made.

上述した従来の電子装置の製造方法としては、複数個の基板領域に区画された大型の母基板を分割することにより個々の電子装置を得る多数個取りの手法が用いられている。   As the above-described conventional method for manufacturing an electronic device, a multi-piece method is used in which individual electronic devices are obtained by dividing a large mother substrate partitioned into a plurality of substrate regions.

具体的には、複数個の基板領域に区画された母基板を準備し、該母基板の一主面に、内面に外部端子電極となる導体パターンが被着された凹部を形成し、しかる後、母基板の他主面に半導体素子や圧電素子等の電子部品素子を搭載する。   Specifically, a mother board divided into a plurality of board regions is prepared, and a concave portion is formed on one main surface of the mother board with a conductor pattern serving as an external terminal electrode attached to the inner surface. An electronic component element such as a semiconductor element or a piezoelectric element is mounted on the other main surface of the mother board.

次に、母基板を粘着シート上に載置し、前記母基板の一主面を前記粘着シートに密着させた状態で、各基板領域の外周に沿って母基板の他主面側からダイサーで母基板を切断することにより複数個の電子装置が得られる(例えば特許文献1参照。)。
特開2003−174258号公報
Next, the mother board is placed on the adhesive sheet, and with one main surface of the mother board in close contact with the adhesive sheet, a dicer from the other main surface side of the mother board along the outer periphery of each substrate area. A plurality of electronic devices can be obtained by cutting the mother substrate (see, for example, Patent Document 1).
JP 2003-174258 A

しかしながら、上述した従来の電子装置の製造方法においては、凹部の形成されている一主面側を粘着シートに向けた状態で、母基板が粘着シートに載置されるため、凹部及び粘着シートで囲われた空洞領域が形成されることになる。   However, in the above-described conventional method for manufacturing an electronic device, the mother board is placed on the adhesive sheet with the one main surface side where the recess is formed facing the adhesive sheet. An enclosed cavity region will be formed.

そして前記母基板をダイサーにより他主面側から切断する際、ダイサーが空洞領域まで達すると、ダイサーにより押し出された絶縁体層や凹部の内面に被着された外部電極端子用の導体パターンがダイサーの押し出し方向、すなわち凹部の内面側に折れ曲がってしまい、これによってバリが形成される。このようなバリが存在すると、電子装置を外部配線基板に半田接合させる際、溶融した半田の這い上がりがバリによって妨げられてしまい、フィレットの形成が不十分となる。その結果、電子装置と外部配線基板との接合強度を良好に保持できず、電子装置の接続信頼性が低下するという欠点があった。   When the dicer reaches the cavity region when the mother substrate is cut from the other main surface side by the dicer, the insulator layer extruded by the dicer and the conductor pattern for the external electrode terminal deposited on the inner surface of the concave portion are dicered. Is bent in the pushing direction, that is, the inner surface side of the recess, thereby forming a burr. When such burrs exist, when soldering the electronic device to the external wiring board, the rising of the molten solder is hindered by the burrs, and the fillet formation is insufficient. As a result, there is a drawback that the bonding strength between the electronic device and the external wiring board cannot be maintained well, and the connection reliability of the electronic device is lowered.

本発明は上記欠点に鑑み案出されたもので、その目的は、母基板を分割する際にバリが発生するのを有効に防止して、接続信頼性の高い電子装置を得ることができる電子装置の製造方法を提供することにある。   The present invention has been devised in view of the above disadvantages, and an object of the present invention is to effectively prevent the generation of burrs when dividing the mother board, and to obtain an electronic device with high connection reliability. It is to provide a method for manufacturing an apparatus.

本発明の電子装置の製造方法は、マトリクス状に配列された複数個の基板領域に区画され、且つ、少なくとも一主面に、隣接する基板領域間の境界を跨ぐように形成されるとともに内面に外部端子電極となる導体パターンが被着された凹部を有する母基板を準備し、しかる後、前記母基板の他主面の各基板領域に電子部品素子を搭載する工程Aと、前記母基板の凹部内に液状の樹脂材を充填して硬化させるとともに、前記母基板を粘着シート上に載置させて前記母基板の一主面と前記樹脂材とを前記粘着シートに密着させる工程Bと、前記母基板を前記導体パターンと共に各基板領域の外周に沿って母基板の他主面側よりダイサーで切断することにより前記母基板を前記基板領域と1対1に対応する複数個の電子装置に分割する工程Cと、を含むことを特徴とするものである。   The method for manufacturing an electronic device according to the present invention is divided into a plurality of substrate regions arranged in a matrix, and is formed on at least one main surface so as to straddle a boundary between adjacent substrate regions and on an inner surface. Preparing a mother board having a concave portion to which a conductor pattern to be an external terminal electrode is attached, and then mounting an electronic component element on each board region of the other main surface of the mother board; and Filling and curing the liquid resin material in the recess, placing the mother board on the pressure-sensitive adhesive sheet, and bringing the main surface of the mother board and the resin material into close contact with the pressure-sensitive adhesive sheet; and The mother board is cut with a dicer from the other main surface side of the mother board along the outer periphery of each board area together with the conductor pattern, thereby forming the mother board into a plurality of electronic devices corresponding to the board area. Dividing step C; And it is characterized in Mukoto.

本発明の電子装置の製造方法によれば、母基板に形成する凹部に樹脂材を充填し、硬化させてから、母基板を粘着シート上に載置するようにしたことから、凹部内面と粘着シートとで囲まれた領域には樹脂が埋められた形となる。したがって、ダイサーを用いて母基板を分割する際、絶縁体層や凹部内面の外部電極端子用導体パターンが、ダイサーによって凹部の内面側に折れ曲がることはなく、この部分にバリが発生するのを有効に防止することができる。これによって、電子装置をマザーボード等の外部配線基板に半田接合する際、溶融した半田が外部電極用の導体パターンに沿ってスムーズに這い上がる。その結果、良好なフィレットを形成することができ、電子装置と外部配線基板との接続強度を高く保持して、電子装置の接続信頼性を向上させることができるようになる。   According to the method for manufacturing an electronic device of the present invention, the recess formed on the mother board is filled with a resin material and cured, and then the mother board is placed on the adhesive sheet. The area surrounded by the sheet is filled with resin. Therefore, when dividing the mother board using a dicer, the conductor layer for the external electrode terminals on the insulator layer and the inner surface of the recess is not bent to the inner surface side of the recess by the dicer, and it is effective to generate burrs in this portion. Can be prevented. Accordingly, when the electronic device is soldered to an external wiring board such as a mother board, the molten solder smoothly crawls along the conductor pattern for the external electrode. As a result, a good fillet can be formed, the connection strength between the electronic device and the external wiring board can be kept high, and the connection reliability of the electronic device can be improved.

以下、本発明を添付図面に基づいて詳細に説明する。   Hereinafter, the present invention will be described in detail with reference to the accompanying drawings.

図4は本発明の製造方法により製作した電子装置の斜視図であり、図2は図4に示す電子装置の断面図である。同図に示す電子装置は、複数の絶縁体層を積層してなる積層体21からなり、前記積層体21の内部に信号配線及びグランド配線用の配線パターン22を形成するとともに、該配線パターン21と電気的に接続される電子部品素子4を前記積層体21の上面に搭載することにより所定の電気回路を構成している。   FIG. 4 is a perspective view of an electronic device manufactured by the manufacturing method of the present invention, and FIG. 2 is a cross-sectional view of the electronic device shown in FIG. The electronic device shown in FIG. 1 includes a laminated body 21 formed by laminating a plurality of insulator layers. The wiring pattern 21 for signal wiring and ground wiring is formed inside the laminated body 21, and the wiring pattern 21 is formed. A predetermined electric circuit is configured by mounting the electronic component element 4 electrically connected to the upper surface of the laminate 21.

また前記積層体21の下面四隅には、内面に外部電極端子23が被着された切り欠き部24が形成されている。この切り欠き部24は、図3に示す如く、電子装置をマザーボード等の外部配線基板26に実装し半田接合させる際に、半田25を収容するスペースとなる。また、切り欠き部24に被着された導体パターン23を溶融した半田25が這い上がることによりフィレット25aが形成されるようになっており、これによって電子装置と外部配線基板26との接合強度を良好に保持させることができる。   In addition, at the four corners of the lower surface of the laminate 21, notches 24 having external electrode terminals 23 attached to the inner surface are formed. As shown in FIG. 3, the notch 24 becomes a space for accommodating the solder 25 when the electronic device is mounted on an external wiring board 26 such as a mother board and soldered. Also, the solder 25 that melts the conductor pattern 23 deposited on the notch 24 is scooped up so that a fillet 25a is formed. This increases the bonding strength between the electronic device and the external wiring board 26. It can be held well.

次に上述した電子装置の製造方法について図4を用いて説明する。   Next, a method for manufacturing the electronic device described above will be described with reference to FIG.

(工程A)
まず、図4(a)に示す如く、マトリクス状に配列された複数個の基板領域に区画され、且つ、少なくとも一主面に、隣接する基板領域間の境界を跨ぐように形成されるとともに内面に外部端子電極となる導体パターン2が被着された凹部3を有する母基板1を準備し、しかる後、母基板1の他主面の各基板領域に電子部品素子4を搭載する。
(Process A)
First, as shown in FIG. 4A, the inner surface is partitioned into a plurality of substrate regions arranged in a matrix, and is formed on at least one main surface so as to straddle the boundary between adjacent substrate regions. Then, a mother board 1 having a recess 3 on which a conductor pattern 2 to be an external terminal electrode is attached is prepared, and then an electronic component element 4 is mounted on each board region on the other main surface of the mother board 1.

前記母基板1は、複数の絶縁体層6a〜6cを間に信号配線や信号配線等の配線パターン5を挟んで積層してなる大型積層体6により構成されている。この大型積層体6は、例えば、ガラス−セラミック、アルミナセラミック等からなるセラミック材料粉末に適当な有機バインダー、有機溶剤等を添加・混合することにより得られたセラミックグリーンシートの表面に信号配線やグランド配線等の配線パターン5となる導体ペーストを従来周知のスクリーン印刷等によって所定パターンに印刷・塗布するとともに、これを複数枚積層してプレス成形した後、高温で焼成することによって製作される。   The mother board 1 is composed of a large laminate 6 in which a plurality of insulator layers 6a to 6c are laminated with a wiring pattern 5 such as signal wiring or signal wiring interposed therebetween. For example, the large laminate 6 includes a signal wiring and a ground on the surface of a ceramic green sheet obtained by adding and mixing an appropriate organic binder, organic solvent, etc. to a ceramic material powder made of glass-ceramic, alumina ceramic or the like. A conductor paste to be a wiring pattern 5 such as wiring is printed and applied in a predetermined pattern by screen printing or the like known in the art, and a plurality of these are laminated, press-molded, and then fired at a high temperature.

また、母基板1の一主面に形成されている凹部3は、大型積層体6の最下層の絶縁体層6cとなるセラミックグリーンシートに、パンチング等により予め貫通穴を形成しておき、これを積層することにより形成される。更にこの凹部3の内面に導体ペーストを印刷・塗布し、セラミックグリーンシートと同時に焼成することにより外部端子電極となる導体パターン2が形成される。   The recess 3 formed on one main surface of the mother board 1 has a through hole formed in advance in the ceramic green sheet to be the lowermost insulator layer 6c of the large laminate 6 by punching or the like. It is formed by laminating. Furthermore, a conductor pattern 2 to be an external terminal electrode is formed by printing and applying a conductor paste on the inner surface of the recess 3 and firing it simultaneously with the ceramic green sheet.

尚、前記配線パターン5や導体パターン2用の導体ペーストの材料としては、例えばAg、Ag−Pd、Ag−Pt等のAg系粉末、ホウ珪酸系低融点ガラスフリット、エチルセルロース等の有機バインダー、有機溶剤を混合したものが用いられる。   Examples of the conductive paste material for the wiring pattern 5 and the conductive pattern 2 include Ag-based powders such as Ag, Ag-Pd, and Ag-Pt, borosilicate-based low-melting glass frit, organic binders such as ethyl cellulose, organic A mixture of solvents is used.

このようにして得られた大型積層体6はマトリクス状、即ち、縦m列×横n行(m、nは2以上の自然数。)の行列状に配置された基板領域を有しており、大型積層体6の他主面の各基板領域に半導体素子や水晶振動素子等の各種電子部品素子4を搭載することにより母基板1が完成する。   The large laminate 6 thus obtained has a substrate region arranged in a matrix, that is, in a matrix of vertical m columns × horizontal n rows (m and n are natural numbers of 2 or more), The mother board 1 is completed by mounting various electronic component elements 4 such as semiconductor elements and crystal vibration elements on each substrate region of the other main surface of the large laminate 6.

尚、本実施形態においては図5に示すように、マトリクス状に配された基板領域の間には所定の捨代領域10が設けられており、捨代領域の所定位置にはマーキング11が施されている。このマーキング11は、後述する工程Cにおいて母基板1の切断に際して切断位置を認識するためのものである。   In the present embodiment, as shown in FIG. 5, a predetermined discard area 10 is provided between the substrate areas arranged in a matrix, and a marking 11 is provided at a predetermined position of the discard area. Has been. This marking 11 is for recognizing the cutting position when cutting the mother substrate 1 in step C described later.

(工程B)
次に、図4(b)に示す如く、母基板1の凹部3内に液状の樹脂材7を充填して硬化させるとともに、前記母基板を粘着シート8上に載置させて前記母基板1の一主面と前記樹脂材7とを前記粘着シート8に密着させる。
(Process B)
Next, as shown in FIG. 4 (b), the liquid resin material 7 is filled in the recess 3 of the mother board 1 and cured, and the mother board is placed on the adhesive sheet 8 to be cured. And the resin material 7 are adhered to the pressure-sensitive adhesive sheet 8.

前記樹脂材7としては、例えば、アクリル性樹脂等が用いられ、その前駆体に硬化剤、硬化促進剤、その他必要に応じて無機質充填剤等を添加・混合して得られる液状の樹脂材をスクリーン印刷法等により凹部内に塗布し、これを熱処理して硬化・重合させることによって凹部内に形成される。尚、液状の樹脂材を上述したように印刷により塗布する場合は、その粘度を200〜300dPa・sに設定しておくことが好ましい。   As the resin material 7, for example, an acrylic resin or the like is used, and a liquid resin material obtained by adding and mixing a curing agent, a curing accelerator, and other inorganic fillers as necessary to the precursor is used. It is formed in the recess by applying it in the recess by a screen printing method or the like, and curing and polymerizing it by heat treatment. In addition, when apply | coating a liquid resin material by printing as mentioned above, it is preferable to set the viscosity to 200-300 dPa * s.

また、液状の樹脂材7を硬化させる前に、樹脂中あるいは樹脂材7と凹部3との間に混入する空気を真空状態下において取り除くことにより、凹部3の内面と樹脂材7とをより密着させることができる。そのとき、樹脂材の露出面に凹みが形成される場合があるので、この場合は、樹脂材7の露出面と母基板1の一主面とが同一平面になるように、先に充填した樹脂材7の上にもう一度液状の樹脂材7を塗布することが好ましい。樹脂材7の露出面と母基板1の一主面とが同一平面上になるように樹脂材7を凹部3に充填しておくことにより、母基板1を粘着シート8に安定して載置させることができる。   Further, before the liquid resin material 7 is cured, air mixed in the resin or between the resin material 7 and the recess 3 is removed in a vacuum state so that the inner surface of the recess 3 and the resin material 7 are more closely adhered to each other. Can be made. At that time, since a dent may be formed on the exposed surface of the resin material, in this case, the exposed surface of the resin material 7 and the main surface of the mother board 1 are filled first so that they are flush with each other. It is preferable to apply the liquid resin material 7 once more on the resin material 7. The mother substrate 1 is stably placed on the adhesive sheet 8 by filling the recess 3 with the resin material 7 so that the exposed surface of the resin material 7 and one main surface of the mother substrate 1 are on the same plane. Can be made.

このようにして凹部3内に前記樹脂材7が塗布された母基板1を、その一主面を粘着シート8に密着させた状態で、粘着シート8に固定する。この粘着シート8は粘着性を有しており、母基板1をダイシング装置のステージ上に固定するとともに、後述する工程Cにおいて母基板1を分割する際、分割された個片が飛散しないようにしておくためのものである。   In this way, the mother board 1 coated with the resin material 7 in the recess 3 is fixed to the pressure-sensitive adhesive sheet 8 with one main surface thereof being in close contact with the pressure-sensitive adhesive sheet 8. The pressure-sensitive adhesive sheet 8 has adhesiveness, and fixes the mother substrate 1 on the stage of the dicing apparatus, and prevents the divided pieces from scattering when the mother substrate 1 is divided in the process C described later. It is for keeping.

(工程C)
そして最後に、図4(c)に示す如く、前記母基板1を前記導体パターン2と共に各基板領域の外周に沿って母基板1の他主面側よりダイサー9で切断することにより前記母基板1を前記基板領域と1対1に対応する複数個の電子装置に分割する。
(Process C)
Finally, as shown in FIG. 4 (c), the mother board 1 is cut by the dicer 9 from the other main surface side of the mother board 1 along the outer periphery of each board area together with the conductor pattern 2. 1 is divided into a plurality of electronic devices corresponding one-to-one with the substrate region.

かかる母基板1の切断は、捨代領域10に付けられたマーキングを画像認識装置により読み取ることにより切断位置を認識し、しかる後、ダイサー9により各基板領域の外周に沿ってマトリクス状に切断することにより行われ、これによって図1に示すような電子装置を同時に複数個得ることができる。   The mother substrate 1 is cut by recognizing the cutting position by reading the marking attached to the surrogate area 10 with an image recognition device, and then cutting the matrix board 1 in a matrix along the outer periphery of each substrate area. Thus, a plurality of electronic devices as shown in FIG. 1 can be obtained simultaneously.

この切断作業において、ダイサー9が凹部3と粘着シート8とで囲われた領域まで到達したときに、この領域が樹脂材7で埋められた状態になっているため、ダイサー9により押し出された絶縁体層や凹部の内面に被着された外部電極端子用の導体パターンが、凹部の内面側に折れ曲がることなくダイサーによって削られるため、バリが発生するのを有効に防止することができる。これによって、電子装置をマザーボード等の外部配線基板に半田接合するにあたって、溶融した半田の這い上がりが妨げられることなくフィレットを良好に形成することができる。その結果、電子装置と外部配線基板との接続強度が良好な状態に保持され、接続信頼性の高い電子装置を提供することができるようになる。   In this cutting operation, when the dicer 9 reaches the region surrounded by the concave portion 3 and the adhesive sheet 8, the region is filled with the resin material 7, so that the insulation pushed out by the dicer 9 is used. Since the conductor pattern for the external electrode terminal attached to the inner surface of the body layer or the recess is scraped by the dicer without being bent toward the inner surface of the recess, it is possible to effectively prevent the occurrence of burrs. Thus, when soldering the electronic device to an external wiring substrate such as a mother board, the fillet can be satisfactorily formed without hindering the rising of the molten solder. As a result, the connection strength between the electronic device and the external wiring board is maintained in a good state, and an electronic device with high connection reliability can be provided.

また、樹脂材7は電子装置を粘着シート8から剥がす際に、粘着シート8側に付着して電子装置の凹部3から除去されるようになっている。   Further, when the electronic device is peeled from the adhesive sheet 8, the resin material 7 is attached to the adhesive sheet 8 side and is removed from the concave portion 3 of the electronic device.

尚、本発明は上述の実施形態に限定されるものではなく、本発明の要旨を逸脱しない範囲において種々の変更、改良等が可能である。   In addition, this invention is not limited to the above-mentioned embodiment, A various change, improvement, etc. are possible in the range which does not deviate from the summary of this invention.

例えば、上述の工程Aにおいて電子部品素子4を搭載した後、各基板領域に電子部品素子4を覆うようにしてシールドカバーを取着するようにしてもよい。シールドカバーを取着する場合は、基板領域ごとに個別にシールドカバーを装着するようにしてもよいが、生産性を考慮すると、大型の母カバーを用いることが好ましい。具体的には、まず図6(a)に示す如く、基板領域と1対1に対応する複数個の収容凹部13を有する母カバー12を、各収容凹部内に各基板領域の電子部品素子4が配されるようにして母基板1に取着させる。次に、図6(b)に示す如く、母基板1とともに母カバー12をダイサー9を用いて同時に切断することにより、シールドカバー14を取着した電子装置が製作される。   For example, after mounting the electronic component element 4 in the above-described step A, a shield cover may be attached so as to cover the electronic component element 4 in each substrate region. When attaching the shield cover, the shield cover may be individually attached to each substrate region, but it is preferable to use a large mother cover in consideration of productivity. Specifically, first, as shown in FIG. 6 (a), the mother cover 12 having a plurality of receiving recesses 13 corresponding to the substrate region is placed in the receiving recesses in the electronic component elements 4 of each substrate region. Is attached to the mother board 1 in such a manner as to be arranged. Next, as shown in FIG. 6B, the mother cover 12 and the mother cover 12 together with the mother substrate 1 are simultaneously cut using a dicer 9, whereby the electronic device with the shield cover 14 attached thereto is manufactured.

また、上述のように工程Aにおいてシールドカバー14を取着させる以外に、電子部品素子4を樹脂材で被覆するようにしてもかまわない。この場合、電子部品素子4を母基板1搭載した後、基板領域全体にわたって電子部品素子4を覆うようにして液状の樹脂材を塗布し、母基板1とともに塗布した樹脂材をダイサー9を用いて切断することにより、電子部品素子4が樹脂材で覆われてなる電子装置が製作される。   In addition to attaching the shield cover 14 in the process A as described above, the electronic component element 4 may be covered with a resin material. In this case, after the electronic component element 4 is mounted on the mother board 1, a liquid resin material is applied so as to cover the electronic component element 4 over the entire substrate area, and the resin material applied together with the mother board 1 is used with the dicer 9. By cutting, an electronic device in which the electronic component element 4 is covered with a resin material is manufactured.

また、上述した実施形態においては、大型積層体6をセラミック材料を用いて製作したが、これに代えて、感光性樹脂等の樹脂材を用いて大型積層体6を製作するようにしても構わない。この場合、樹脂材からなる絶縁層はセラミックからなる絶縁層に比して硬度が低く比較的容易に切断できるため、切断作業の作業性が良好となる利点がある。   In the above-described embodiment, the large laminate 6 is manufactured using a ceramic material. Instead, the large laminate 6 may be manufactured using a resin material such as a photosensitive resin. Absent. In this case, since the insulating layer made of a resin material has a lower hardness than the insulating layer made of ceramic and can be cut relatively easily, there is an advantage that the workability of the cutting work is improved.

本発明の製造方法によって製作した電子装置の斜視図である。It is a perspective view of the electronic device manufactured by the manufacturing method of this invention. 図1に示す電子装置の断面図である。FIG. 2 is a cross-sectional view of the electronic device shown in FIG. 図1に示す電子装置を外部配線基板に実装した状態を示す断面図である。FIG. 2 is a cross-sectional view showing a state where the electronic device shown in FIG. 1 is mounted on an external wiring board. (a)〜(c)は本発明の一実施形態に係る製造方法を説明するための断面図である。(A)-(c) is sectional drawing for demonstrating the manufacturing method which concerns on one Embodiment of this invention. 本発明の一実施形態にかかる製造方法を説明するための斜視図である。It is a perspective view for demonstrating the manufacturing method concerning one Embodiment of this invention. (a)及び(b)は本発明の他の実施形態にかかる製造方法を説明するための断面図である。(A) And (b) is sectional drawing for demonstrating the manufacturing method concerning other embodiment of this invention. 従来の電子装置の斜視図である。It is a perspective view of the conventional electronic device. 図7に示した電子装置の断面図である。FIG. 8 is a cross-sectional view of the electronic device shown in FIG. 7.

符号の説明Explanation of symbols

1・・・母基板
2・・・導体パターン
3・・・凹部
4・・・電子部品素子
5・・・配線パターン
6・・・大型積層体
6a〜6c・・・絶縁体層
7・・・樹脂材
8・・・粘着シート
9・・・ダイサー
10・・・捨代領域
11・・・マーキング
DESCRIPTION OF SYMBOLS 1 ... Mother board 2 ... Conductor pattern 3 ... Recessed part 4 ... Electronic component element 5 ... Wiring pattern 6 ... Large-sized laminated body 6a-6c ... Insulator layer 7 ... Resin material 8 ... Adhesive sheet 9 ... Dicer 10 ... Disposal area 11 ... Marking

Claims (1)

マトリクス状に配列された複数個の基板領域に区画され、且つ、少なくとも一主面に、隣接する基板領域間の境界を跨ぐように形成されるとともに内面に外部端子電極となる導体パターンが被着された凹部を有する母基板を準備し、しかる後、前記母基板の他主面の各基板領域に電子部品素子を搭載する工程Aと、
前記母基板の凹部内に液状の樹脂材を充填して硬化させるとともに、前記母基板を粘着シート上に載置させて前記母基板の一主面と前記樹脂材とを前記粘着シートに密着させる工程Bと、
前記母基板を前記導体パターンと共に各基板領域の外周に沿って母基板の他主面側よりダイサーで切断することにより前記母基板を前記基板領域と1対1に対応する複数個の電子装置に分割する工程Cと、を含む電子装置の製造方法。
It is divided into a plurality of substrate regions arranged in a matrix, and is formed on at least one main surface so as to straddle the boundary between adjacent substrate regions, and a conductor pattern serving as an external terminal electrode is attached to the inner surface. Preparing a mother board having a concave portion formed, and then mounting the electronic component element on each substrate region of the other main surface of the mother board, and
The concave portion of the mother board is filled with a liquid resin material and cured, and the mother board is placed on the adhesive sheet so that the main surface of the mother board and the resin material are in close contact with the adhesive sheet. Step B,
The mother board is cut with a dicer from the other principal surface side of the mother board along the outer periphery of each board area together with the conductor pattern, thereby forming the mother board into a plurality of electronic devices corresponding to the board area. A method for manufacturing an electronic device, comprising: a step C of dividing.
JP2003398230A 2003-11-27 2003-11-27 Manufacturing method of electronic apparatus Pending JP2005159183A (en)

Priority Applications (1)

Application Number Priority Date Filing Date Title
JP2003398230A JP2005159183A (en) 2003-11-27 2003-11-27 Manufacturing method of electronic apparatus

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
JP2003398230A JP2005159183A (en) 2003-11-27 2003-11-27 Manufacturing method of electronic apparatus

Publications (1)

Publication Number Publication Date
JP2005159183A true JP2005159183A (en) 2005-06-16

Family

ID=34723134

Family Applications (1)

Application Number Title Priority Date Filing Date
JP2003398230A Pending JP2005159183A (en) 2003-11-27 2003-11-27 Manufacturing method of electronic apparatus

Country Status (1)

Country Link
JP (1) JP2005159183A (en)

Cited By (3)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JP2009117450A (en) * 2007-11-02 2009-05-28 Rohm Co Ltd Module and its manufacturing method
JP2017063093A (en) * 2015-09-24 2017-03-30 京セラ株式会社 Wiring board, electronic device, and electronic module
JP7380681B2 (en) 2019-04-26 2023-11-15 Tdk株式会社 Collective board and its manufacturing method

Cited By (4)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JP2009117450A (en) * 2007-11-02 2009-05-28 Rohm Co Ltd Module and its manufacturing method
US8302277B2 (en) 2007-11-02 2012-11-06 Rohm Co., Ltd. Module and manufacturing method thereof
JP2017063093A (en) * 2015-09-24 2017-03-30 京セラ株式会社 Wiring board, electronic device, and electronic module
JP7380681B2 (en) 2019-04-26 2023-11-15 Tdk株式会社 Collective board and its manufacturing method

Similar Documents

Publication Publication Date Title
JP2013026330A (en) Circuit module
JP2018093013A (en) Wireless module and manufacturing method thereof
JP2008258478A (en) Electronic component device and its manufacturing method
JPWO2018110383A1 (en) Electronic module and method for manufacturing electronic module
JP4160923B2 (en) Electronic components
JP2018201248A (en) Wireless module
JP4051326B2 (en) Manufacturing method of electronic device
JP2005159183A (en) Manufacturing method of electronic apparatus
JP2005159184A (en) Manufacturing method of electronic apparatus
JP4649983B2 (en) Circuit board manufacturing method
JP4558004B2 (en) Electronic components, shield covers, mother boards for multi-cavity, wiring boards and electronic equipment
JP2005217099A (en) Multicavity wiring board
KR101609268B1 (en) Embedded board and method of manufacturing the same
JP4276284B2 (en) Manufacturing method of electronic component and mother substrate for electronic component
JP4558058B2 (en) Electronic components
JP4511513B2 (en) Electronic component and manufacturing method thereof
JP3801935B2 (en) Electronic component mounting board
JP4392138B2 (en) Multi-cavity ceramic wiring board manufacturing method
JP4511573B2 (en) Electronic component and electronic device equipped with the same
KR20160122439A (en) Embedded printed circuit substrate
JP2010135714A (en) Multiple patterning wiring substrate and method of manufacturing the same, and wiring substrate and method of manufacturing the same
JP2003283067A (en) Multiple wiring board
JP2003163421A (en) Multiple wiring board
JP2003163442A (en) Ceramic wiring board
JP2010010360A (en) Electronic device, and method of manufacturing electronic device

Legal Events

Date Code Title Description
A621 Written request for application examination

Effective date: 20061109

Free format text: JAPANESE INTERMEDIATE CODE: A621

A131 Notification of reasons for refusal

Effective date: 20081202

Free format text: JAPANESE INTERMEDIATE CODE: A131

A02 Decision of refusal

Free format text: JAPANESE INTERMEDIATE CODE: A02

Effective date: 20090407