JP2005085774A - Process for producing multilayer printed wiring board - Google Patents

Process for producing multilayer printed wiring board Download PDF

Info

Publication number
JP2005085774A
JP2005085774A JP2003312334A JP2003312334A JP2005085774A JP 2005085774 A JP2005085774 A JP 2005085774A JP 2003312334 A JP2003312334 A JP 2003312334A JP 2003312334 A JP2003312334 A JP 2003312334A JP 2005085774 A JP2005085774 A JP 2005085774A
Authority
JP
Japan
Prior art keywords
work
wiring pattern
printed wiring
wiring board
same
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Pending
Application number
JP2003312334A
Other languages
Japanese (ja)
Inventor
Yoshikazu Tadokoro
良和 田所
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Ricoh Co Ltd
Original Assignee
Ricoh Co Ltd
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Ricoh Co Ltd filed Critical Ricoh Co Ltd
Priority to JP2003312334A priority Critical patent/JP2005085774A/en
Publication of JP2005085774A publication Critical patent/JP2005085774A/en
Pending legal-status Critical Current

Links

Images

Landscapes

  • Production Of Multi-Layered Print Wiring Board (AREA)

Abstract

<P>PROBLEM TO BE SOLVED: To provide a process for producing a multilayer printed wiring board, capable of reducing the production man-hours. <P>SOLUTION: In the process for producing a multilayer printed wiring board by laying works provided with a wiring pattern in layers, respective layers are combined, such that the layer arrangement of wiring pattern becomes symmetric at the center part of the layer (between L3 and L4). <P>COPYRIGHT: (C)2005,JPO&NCIPI

Description

本発明は、配線パターンを層状に重ねた多層プリント配線板の製造方法に関する。   The present invention relates to a method for manufacturing a multilayer printed wiring board in which wiring patterns are stacked in layers.

従来より、異なる配線パターンを層状に重ねたプリント配線板が知られている。図10は6層の配線パターン(回路データ)を持つプリント配線板の回路形成を説明する図である。プリント配線板の製造では、図のように1つのワークに複数のパネル(配線パターン形成領域)を形成する、所謂面付け効率化のためによく用いられる。なお、図では、各層のフィルムに1から6の番号を付している。内側の層はコア材を使用しており表裏に回路データが印刷されているので、2つの数字を記載している(上の数字は表面、下の数字は裏面を示す)。6層の場合、6層分のフィルム作画と3回の回路形成を行うことになる。
図11は図10のプリント配線板の製造工程のフロー図である。図11に示すように、作画、内層の回路形成、外観検査、積層、穴あけ、銅メッキ、外層の回路形成、外観検査、ソルダーレジスト形成の工程順序で製造される。
また、他の従来技術としては、プリント基板の表裏両面の図形データを同時に同一平面上に出力し、写真作画、製版の手間を低減できるようにしたものがある。(例えば、特許文献1参照)。
この技術は図12に示すように、表面パタ−ン1と裏面パタ−ン2とが二層に重合する状態でこれを複写する第1の工程(a)と、この表裏両面の図形デ−タを夫々左右方向に反転させて1’および2’を得る第2の工程(b)と、この反転状態で二層に重合する表面と裏面の図形デ−タを層移動させる、即ちこれらを上下方向に逆に位置移動させる第3の工程(c)と、前記第1の工程における反転していない状態の表面パターン1と第3の工程により表面層側に位置移動した反転状態の裏面パターン2’とを同一平面上に並列配置させて合成パターン3として合成する第4の工程(d)とからなる図形デ−タの合成加工処理方法である。
特開平6−203103号公報
Conventionally, a printed wiring board in which different wiring patterns are layered is known. FIG. 10 is a diagram for explaining circuit formation of a printed wiring board having six layers of wiring patterns (circuit data). In the production of a printed wiring board, it is often used for so-called imposition efficiency, in which a plurality of panels (wiring pattern forming regions) are formed on one work as shown in the figure. In the figure, numbers 1 to 6 are attached to the films of the respective layers. Since the inner layer uses a core material and circuit data is printed on the front and back, two numbers are shown (the upper number indicates the front surface and the lower number indicates the back surface). In the case of six layers, film drawing for six layers and circuit formation are performed three times.
FIG. 11 is a flowchart of the manufacturing process of the printed wiring board of FIG. As shown in FIG. 11, it is manufactured in the process sequence of drawing, inner layer circuit formation, appearance inspection, lamination, drilling, copper plating, outer layer circuit formation, appearance inspection, and solder resist formation.
As another conventional technique, there is a technique in which graphic data on both sides of a printed circuit board is simultaneously output on the same plane, so that the labor of photo drawing and plate making can be reduced. (For example, refer to Patent Document 1).
In this technique, as shown in FIG. 12, a first step (a) in which a front surface pattern 1 and a back surface pattern 2 are superposed into two layers is copied, The second step (b) to obtain 1 'and 2' by reversing the data in the left and right direction respectively, and moving the figure data on the front and back sides that are superposed into two layers in this inverted state, that is, A third step (c) for moving the position in the up and down direction; a surface pattern 1 in a non-reversed state in the first step; and a reverse side pattern in a reversed state moved to the surface layer side by the third step This is a graphic data synthesis processing method comprising a fourth step (d) in which 2 'is arranged in parallel on the same plane and synthesized as a synthesis pattern 3.
JP-A-6-203103

しかしながら、図10のプリント配線板では、内層の数(6層の場合は4層分)だけ、回路データの形成とその検査工程が必要となり、加えて、表層の2層分の回路データの形成とその検査工程も必要になる(図11の(1)及び(2))。このため、プリント配線板の製造に手間がかかっていた。
また、特開平6−203103号のCADによるプリント基板の図形デ−タ並びに部品実装デ−タの加工処理方法では、図形データの反転や図形データの層移動の作業が必要であるため、図形データの加工処理に手間がかかるという問題がある。
本発明は、上述した実情を考慮してなされたもので、製造時の工数を削減することができる多層プリント配線板の製造方法を提供することを目的とする。
However, in the printed wiring board of FIG. 10, the circuit data needs to be formed and inspected by the number of inner layers (4 layers in the case of 6 layers). In addition, the circuit data of 2 layers of the surface layer is formed. And the inspection process is also required ((1) and (2) in FIG. 11). For this reason, it took time and effort to manufacture the printed wiring board.
Further, in the processing method of graphic data of printed circuit boards and component mounting data by CAD disclosed in Japanese Patent Laid-Open No. 6-203103, graphic data inversion and graphic data layer movement are required. There is a problem that it takes time and effort to process.
The present invention has been made in view of the above-described circumstances, and an object thereof is to provide a method for manufacturing a multilayer printed wiring board that can reduce the number of man-hours during manufacturing.

上記の課題を解決するために、請求項1に記載の発明では、配線パターンを形成したワークを層状に重ねて製造する多層プリント配線板の製造方法であって、前記配線パターンによる層構成が層の中央部において対称である多層プリント配線板の製造方法を最も主要な特徴とする。
また、請求項2に記載の発明では、配線パターンが形成されるワークの同一面内に複数の配線パターン形成領域を備え、前記ワークの同一面内における前記配線パターン形成領域の数が偶数である多層プリント配線板の製造方法を主要な特徴とする。
また、請求項3に記載の発明では、前記ワークの同一面内における前記配線パターンの種類が複数の場合は前記配線パターンの各種類は前記ワークの同一面内において同数ずつ配されている多層プリント配線板の製造方法を主要な特徴とする。
また、請求項4に記載の発明では、前記配線パターンによる層構成が層の中央部において対称となるようにするため、基のワークが反転された状態となる反転ワークを造る場合、前記基のワークの同一面内に同一の前記配線パターン形成領域が複数ある場合は同一の前記配線パターン形成領域が並んでいる向きに平行な軸によって前記基のワークを反転するようにした多層プリント配線板の製造方法を主要な特徴とする。
また、請求項5に記載の発明では、前記配線パターンによる層構成が層の中央部において対称となるようにするため、基のワークが反転された状態となる反転ワークを造る場合、前記基のワークの同一面内に同一の前記配線パターン形成領域が複数ある場合は同一の前記配線パターン形成領域が並んでいる向きに平行な軸によって前記基のワークを反転できるように前記軸の向きと位置を示すためのマークを前記基のワークの切捨て部に付した多層プリント配線板の製造方法を主要な特徴とする。
In order to solve the above-described problem, the invention according to claim 1 is a method for manufacturing a multilayer printed wiring board in which a work on which a wiring pattern is formed is manufactured in a layered manner, and the layer configuration by the wiring pattern is a layer. The most important feature is a method of manufacturing a multilayer printed wiring board that is symmetric in the central portion.
According to a second aspect of the present invention, a plurality of wiring pattern forming regions are provided in the same surface of the work on which the wiring pattern is formed, and the number of the wiring pattern forming regions in the same surface of the work is an even number. The manufacturing method of the multilayer printed wiring board is a main feature.
According to a third aspect of the present invention, when there are a plurality of types of wiring patterns in the same surface of the workpiece, the same number of the wiring patterns are arranged in the same surface of the workpiece. The main feature is a method of manufacturing a wiring board.
In the invention according to claim 4, in order to make the layer configuration by the wiring pattern symmetrical in the center portion of the layer, when creating a reversal work in which the base work is reversed, A multilayer printed wiring board in which the base work is reversed by an axis parallel to the direction in which the same wiring pattern formation regions are arranged when there are a plurality of the same wiring pattern formation regions in the same surface of the work. The manufacturing method is the main feature.
Further, in the invention according to claim 5, in order to make the layer structure by the wiring pattern symmetrical in the center part of the layer, when making an inverted work in which the original work is inverted, When there are a plurality of the same wiring pattern formation regions on the same surface of the workpiece, the orientation and position of the shaft so that the base workpiece can be reversed by an axis parallel to the direction in which the same wiring pattern formation regions are arranged. The main feature is a method for manufacturing a multilayer printed wiring board in which a mark for indicating is attached to the cut-off portion of the base workpiece.

本発明によれば、配線パターンによる層構成が層の中央部において対称となるように組み合わせを行うので、多層プリント配線板の製造時の工数を削減することができる。   According to the present invention, since the combination is performed so that the layer configuration by the wiring pattern is symmetric at the center of the layer, the number of man-hours for manufacturing the multilayer printed wiring board can be reduced.

以下、図面を参照して、本発明の実施形態を詳細に説明する。   Hereinafter, embodiments of the present invention will be described in detail with reference to the drawings.

図1は本発明の一実施形態である多層プリント配線板の製造方法の実施例1を説明する図である。図の例は6層の配線パターン(回路データ)を持つプリント配線板について示したものである。この図では、各層のフィルムに1から6の番号を付している。内側の層はコア材を使用しており表裏に回路データが印刷されているので、2つの数字を記載している(上の数字は表面、下の数字は裏面を示す)。
各層の組み合わせは、配線パターンによる層構成が層の中央部において対称となるように組み合わせを行う(図2参照)。この例では、層の中央部はL3(Lはレイヤー)とL4の間に相当する。このように、実施例1の多層プリント配線板の製造方法では、従来6層分あったフィルムが3層分に減り、回路形成回数も2回と減少する。また、内層の概観検査の数はこれまで内層分必要であったものが、1つのワーク内に2種類の配線パターンが形成されているため、半分の数に低減される。したがって、多層プリント配線板の製造時の工数が削減される。
即ち、第1及び第4のワーク上には夫々L1とL6を形成したパネル(合計4個)が対称の位置関係で形成され(図2)、第2及び第3のワーク上には夫々L2、L3、L4、L5を形成したパネル(合計4個)が対称の位置関係で形成されている(図2)。
従って、図示の順序でこれら4枚のワークを重合することによって、各ワーク上の4つのパネルが重なり合い、上方からL1〜L6、下方からL1〜L6の順序で順序よく積層されたプリント配線基板が得られる。
図2では第1、及び第4のワーク上にL1とL6が併存していることと、第2及び第3のワーク上にL2、L3、L4、L5が併存していることを意味している。
FIG. 1 is a view for explaining Example 1 of a method for producing a multilayer printed wiring board according to an embodiment of the present invention. The example in the figure shows a printed wiring board having a six-layer wiring pattern (circuit data). In this figure, the film of each layer is numbered 1 to 6. Since the inner layer uses a core material and circuit data is printed on the front and back, two numbers are shown (the upper number indicates the front surface and the lower number indicates the back surface).
The combinations of the layers are combined so that the layer configuration by the wiring pattern is symmetric at the center of the layers (see FIG. 2). In this example, the center of the layer corresponds to between L3 (L is a layer) and L4. Thus, in the manufacturing method of the multilayer printed wiring board of Example 1, the film which used to be 6 layers is reduced to 3 layers, and the number of circuit formations is also reduced to 2 times. Also, the number of inner layer inspections required for the inner layer is reduced to half since two types of wiring patterns are formed in one work. Therefore, the man-hour at the time of manufacturing a multilayer printed wiring board is reduced.
That is, the panels (4 in total) in which L1 and L6 are formed on the first and fourth workpieces are formed in a symmetrical positional relationship (FIG. 2), and L2 is provided on each of the second and third workpieces. , L3, L4, and L5 (a total of four panels) are formed in a symmetrical positional relationship (FIG. 2).
Therefore, by superposing these four workpieces in the order shown, a printed wiring board is obtained in which the four panels on each workpiece overlap and are stacked in order from top to bottom, L1 to L6, and bottom to L1 to L6. It is done.
In FIG. 2, L1 and L6 coexist on the first and fourth workpieces, and L2, L3, L4, and L5 coexist on the second and third workpieces. Yes.

図3は実施例2における多層プリント配線板の製造方法の説明図である。実施例2は配線パターンが形成されるワークの同一面内に複数の配線パターン形成領域を備え、そのワークの同一面内における配線パターン形成領域の数を偶数とした場合である。1つのワークに偶数枚のパネル(配線パターン形成領域)を面付けした場合は、全てのパネル積層状態が正常な層構成となる(図3(a)参照)。これに対して、図3(b)のように、1つのパネルに奇数枚のパネルを面付けした場合は、1枚のパネルが設計通りの層構成にならない。このように、実施例2では、ワークの同一面内における配線パターン形成領域の数を偶数としているので、設計通りの層構成を得ることができる。また、実施例1の場合と同様の効果を得ることができる。   FIG. 3 is an explanatory view of a method for producing a multilayer printed wiring board in Example 2. Example 2 is a case where a plurality of wiring pattern forming regions are provided in the same surface of a work on which a wiring pattern is formed, and the number of wiring pattern forming regions in the same surface of the work is an even number. When an even number of panels (wiring pattern forming regions) are imposed on one work, all panel stacking states are normal layer structures (see FIG. 3A). On the other hand, as shown in FIG. 3B, when an odd number of panels are impositioned on one panel, one panel does not have the designed layer structure. Thus, in Example 2, since the number of wiring pattern formation regions in the same plane of the work is an even number, a layer structure as designed can be obtained. In addition, the same effect as in the first embodiment can be obtained.

次に、実施例3における多層プリント配線板の製造方法について図3(a)を用いて説明する。実施例3はワークの同一面内における配線パターンの種類が複数の場合は配線パターンの各種類をそのワークの同一面内において同数ずつ配した場合である。これに対して、図4はワークの同一面内に配された配線パターンが同数ずつでない場合を示している。この場合では、右側の点線で囲まれた部分の層構成が設計通りのものにならない。このように、ワークの同一面内における配線パターンの種類が複数の場合は配線パターンの各種類をそのワークの同一面内において同数ずつ配することで、設計通りの層構成を得ることができる。また、実施例1の場合と同様の効果を得ることができる。   Next, the manufacturing method of the multilayer printed wiring board in Example 3 is demonstrated using Fig.3 (a). In the third embodiment, when there are a plurality of types of wiring patterns on the same surface of the workpiece, the same number of wiring patterns are arranged on the same surface of the workpiece. On the other hand, FIG. 4 shows a case where the same number of wiring patterns are not arranged on the same surface of the workpiece. In this case, the layer structure of the portion surrounded by the dotted line on the right side does not become as designed. As described above, when there are a plurality of types of wiring patterns on the same surface of the workpiece, the same number of wiring patterns can be arranged on the same surface of the workpiece to obtain a layer structure as designed. In addition, the same effect as in the first embodiment can be obtained.

図5〜図8は実施例4における多層プリント配線板の製造方法の説明図である。実施例4は配線パターンによる層構成が層の中央部において対称となるようにするため、基のワークが反転された状態となる反転ワークを造る場合、基のワークの同一面内に同一のパネルが複数ある場合は同一のパネルが並んでいる向きに平行な軸によって基のワークを反転するようにした場合である。
図5はワーク内に種類の異なる2つのパネルが配されている場合を示す。この場合は、パネルが並んでいない側を軸に反転を行う。こうすることにより設計通りの層構成が得られる(L1−L2−L3−L4−L5−L6)。
即ち、回転軸の左側の3つのワークに対して積層する他の3つのワークを配置する場合に、図示のように回転軸を中心とした左側の3つのワークを180度反転させた状態となるように他の3つのワークを右側に配置し、このようにして方向を決定した右側の3つのワークを夫々点線で示す位置に配置することによって、本発明が目的とする効率的な重合構造を得ることができ、作業性が向上する。
図6及び図7はワーク内に4つのパネル(2種類のパネルが2つずつ)が配されている場合を示す。図6に示すように、同一のパネルが並んでいる向きに平行な軸によって基のワークを反転させることにより設計通りの層構成が得られる(L1−L2−L3−L4−L5−L6)。
図6の例も図5と同様に、積層作業に先立つパネルの配列方法を示しており、予め一列に並べた3枚のパネルに対して、その右方に位置する回転軸を中心として当該3枚のパネルをそのまま180度反転させた場合の向きを有する3枚のパネルを対称位置関係で配置する。回転軸の右側に配置した3枚のパネルは夫々点線で示す位置に移動することにより、この順序にて積層することにより本発明の意図する効率的な積層順序が確率できる。
これに対して、図7は同一のパネルが並んでいる向きに平行でない軸によって反転させた場合を示している。この場合は設計通りの層構成とはならない(L1−L2−L3−L3−L2−L1)。
図8はワーク内に6つのパネル(2種類のパネルが3つずつ)が配された場合を示す。図8(a)に示すように、同一のパネルが並んでいる向きに平行な軸によって基のワークを反転させることにより設計通りの層構成が得られる(L1−L2−L3−L4−L5−L6)。これに対して、図8(b)は同一のパネルが並んでいる向きに平行でない軸によって反転させた場合を示している。この場合は設計通りの層構成とはならない(L1−L2−L3−L3−L2−L1)。なお、実施例4の多層プリント配線板の製造方法では、実施例1の場合と同様の効果を得ることができる。
5-8 is explanatory drawing of the manufacturing method of the multilayer printed wiring board in Example 4. FIG. In the fourth embodiment, in order to make the layer configuration by the wiring pattern symmetrical in the center of the layer, in the case of making a reversal work in which the base work is reversed, the same panel is formed on the same surface of the base work. When there are a plurality of the workpieces, the base workpiece is inverted by an axis parallel to the direction in which the same panels are arranged.
FIG. 5 shows a case where two different types of panels are arranged in the work. In this case, inversion is performed with the side where the panels are not arranged as an axis. By doing so, a layer structure as designed can be obtained (L1-L2-L3-L4-L5-L6).
That is, when the other three workpieces to be stacked are arranged with respect to the three workpieces on the left side of the rotation axis, the three workpieces on the left side with the rotation axis as the center are reversed 180 degrees as illustrated. The other three workpieces are arranged on the right side as described above, and the right three workpieces whose directions are determined in this way are arranged at the positions indicated by dotted lines, respectively, so that the efficient superposition structure intended by the present invention is achieved. It can be obtained and workability is improved.
6 and 7 show a case where four panels (two types of two panels are arranged) in the work. As shown in FIG. 6, the layer structure as designed can be obtained by inverting the base workpiece with an axis parallel to the direction in which the same panels are arranged (L1-L2-L3-L4-L5-L6).
Similarly to FIG. 5, the example of FIG. 6 also shows a method of arranging the panels prior to the stacking operation. The three panels arranged in advance in a row are arranged around the rotation axis located on the right side of the three panels. Three panels having the orientation when the panels are inverted 180 degrees as they are are arranged in a symmetrical positional relationship. By moving the three panels arranged on the right side of the rotation axis to the positions indicated by dotted lines, the efficient stacking order intended by the present invention can be achieved by stacking in this order.
On the other hand, FIG. 7 shows a case where the same panel is inverted by an axis that is not parallel to the direction in which the panels are arranged. In this case, the layer structure is not as designed (L1-L2-L3-L3-L2-L1).
FIG. 8 shows a case where six panels (two types of three panels each) are arranged in the work. As shown in FIG. 8A, the layer structure as designed can be obtained by inverting the base workpiece with an axis parallel to the direction in which the same panels are arranged (L1-L2-L3-L4-L5- L6). On the other hand, FIG. 8B shows a case in which the same panel is reversed by an axis that is not parallel to the direction in which the same panels are arranged. In this case, the layer structure is not as designed (L1-L2-L3-L3-L2-L1). In addition, in the manufacturing method of the multilayer printed wiring board of Example 4, the effect similar to the case of Example 1 can be acquired.

次に、実施例5における多層プリント配線板の製造方法について図9を用いて説明する。実施例5は配線パターンによる層構成が層の中央部において対称となるようにするため、基のワークが反転された状態となる反転ワークを造る場合、基のワークの同一面内に同一のパネルが複数ある場合は同一のパネルが並んでいる向きに平行な軸によって基のワークを反転できるように軸の向きと位置を示すためのマーク(矢印マーク)を基のワークの切捨て部に付した場合である。
図9に示すように、ワークの切捨て部に反転軸の向きと位置を示すマークとして矢印→を設けている。矢印はワークごとにずらして設けている。同位置に設けた場合、重なってしまい正しく反転されているか判断がつかないためである。ワークごとの矢印は一方向を示しているが、正しく反転させ重ねることで図9のように双方向を指す矢印になる。したがって、実施例5の多層プリント配線板の製造方法では、容易に反転方向の確認を行うことができる。また、実施例1の場合と同様の効果を得ることができる。
Next, the manufacturing method of the multilayer printed wiring board in Example 5 is demonstrated using FIG. In the fifth embodiment, in order to make the layer configuration by the wiring pattern symmetrical in the center portion of the layer, when the reversal work in which the base work is reversed is formed, the same panel is formed on the same surface of the base work. If there is more than one, a mark (arrow mark) to indicate the direction and position of the axis is attached to the cut-off part of the base work so that the base work can be reversed by an axis parallel to the direction in which the same panel is aligned Is the case.
As shown in FIG. 9, an arrow → is provided as a mark indicating the direction and position of the reversal axis in the cut-off portion of the workpiece. The arrows are shifted for each workpiece. This is because if they are provided at the same position, they cannot be judged whether they have been reversed correctly. The arrow for each work shows one direction, but when it is reversed correctly and overlapped, it becomes an arrow pointing in both directions as shown in FIG. Therefore, in the method for manufacturing a multilayer printed wiring board of Example 5, the reversal direction can be easily confirmed. In addition, the same effect as in the first embodiment can be obtained.

本発明の実施の形態である多層プリント配線板の製造方法の実施例1を説明する図。The figure explaining Example 1 of the manufacturing method of the multilayer printed wiring board which is embodiment of this invention. 層の組み合わせを説明する図。The figure explaining the combination of a layer. 実施例2及び実施例3における多層プリント配線板の製造方法の説明図。Explanatory drawing of the manufacturing method of the multilayer printed wiring board in Example 2 and Example 3. FIG. ワークの同一面内に配された配線パターンが同数ずつでない場合を説明する図。The figure explaining the case where the same number of wiring patterns are arranged on the same surface of the workpiece. ワーク内に種類の異なる2つのパネルが配されている場合を説明する図。The figure explaining the case where two types of different panels are arranged in the work. 同一のパネルが並んでいる向きに平行な軸によって基のワークを反転させる場合の説明図(パネル数が2つの場合)。Explanatory drawing in the case of reversing a base workpiece | work by the axis | shaft parallel to the direction where the same panel is located in a line (when the number of panels is two). 同一のパネルが並んでいる向きに平行でない軸によって基のワークを反転させる場合の説明図(パネル数が2つの場合)。Explanatory drawing in the case of reversing the base workpiece by an axis that is not parallel to the direction in which the same panels are arranged (when the number of panels is two). パネル数が6つの場合の説明図。Explanatory drawing in case the number of panels is six. ワークの切捨て部に反転軸の向きと位置を示すマークを設けた場合を示す図。The figure which shows the case where the mark which shows the direction and position of an inversion axis | shaft is provided in the cut-off part of the workpiece | work. 6層の配線パターンを持つ従来のプリント配線板の製造方法を説明する図。The figure explaining the manufacturing method of the conventional printed wiring board with a 6-layer wiring pattern. 図10のプリント配線板の製造工程のフロー図。The flowchart of the manufacturing process of the printed wiring board of FIG. 特許文献1における技術を説明する図。The figure explaining the technique in patent document 1. FIG.

符号の説明Explanation of symbols

1、1’ 表面パターン
2、2’ 裏面パターン
3 合成パターン

1, 1 'surface pattern 2, 2' back surface pattern 3 synthetic pattern

Claims (5)

配線パターンを形成したワークを層状に重ねて製造する多層プリント配線板の製造方法であって、
前記配線パターンによる層構成が層の中央部において対称であることを特徴とする多層プリント配線板の製造方法。
A method for manufacturing a multilayer printed wiring board, wherein a work in which a wiring pattern is formed is manufactured in a layered manner,
A method of manufacturing a multilayer printed wiring board, wherein a layer structure by the wiring pattern is symmetric at the center of the layer.
配線パターンが形成されるワークの同一面内に複数の配線パターン形成領域を備え、前記ワークの同一面内における前記配線パターン形成領域の数が偶数であることを特徴とする請求項1記載の多層プリント配線板の製造方法。   The multilayer according to claim 1, further comprising a plurality of wiring pattern forming regions in the same surface of the work on which the wiring pattern is formed, wherein the number of the wiring pattern forming regions in the same surface of the work is an even number. Manufacturing method of printed wiring board. 前記ワークの同一面内における前記配線パターンの種類が複数の場合は前記配線パターンの各種類は前記ワークの同一面内において同数ずつ配されていることを特徴とする請求項1記載の多層プリント配線板の製造方法。   2. The multilayer printed wiring according to claim 1, wherein when there are a plurality of types of wiring patterns in the same surface of the workpiece, the same number of each type of wiring pattern is arranged in the same surface of the workpiece. A manufacturing method of a board. 前記配線パターンによる層構成が層の中央部において対称となるようにするため、基のワークが反転された状態となる反転ワークを造る場合、前記基のワークの同一面内に同一の前記配線パターン形成領域が複数ある場合は同一の前記配線パターン形成領域が並んでいる向きに平行な軸によって前記基のワークを反転するようにしたことを特徴とする請求項1記載の多層プリント配線板の製造方法。   In order to make the layer structure by the wiring pattern symmetric in the center part of the layer, in the case of creating a reversal work in which the base work is reversed, the same wiring pattern is formed on the same surface of the base work. 2. The multilayer printed wiring board according to claim 1, wherein when there are a plurality of forming regions, the base work is inverted by an axis parallel to the direction in which the same wiring pattern forming regions are arranged. Method. 前記配線パターンによる層構成が層の中央部において対称となるようにするため、基のワークが反転された状態となる反転ワークを造る場合、前記基のワークの同一面内に同一の前記配線パターン形成領域が複数ある場合は同一の前記配線パターン形成領域が並んでいる向きに平行な軸によって前記基のワークを反転できるように前記軸の向きと位置を示すためのマークを前記基のワークの切捨て部に付したことを特徴とする請求項1記載の多層プリント配線板の製造方法。   In order to make the layer structure by the wiring pattern symmetric in the center part of the layer, in the case of creating a reversal work in which the base work is reversed, the same wiring pattern is formed on the same surface of the base work. When there are a plurality of formation regions, a mark for indicating the orientation and position of the base work is provided on the base work so that the base work can be reversed by an axis parallel to the direction in which the same wiring pattern formation regions are arranged. The method for producing a multilayer printed wiring board according to claim 1, wherein the method is applied to a cut-off portion.
JP2003312334A 2003-09-04 2003-09-04 Process for producing multilayer printed wiring board Pending JP2005085774A (en)

Priority Applications (1)

Application Number Priority Date Filing Date Title
JP2003312334A JP2005085774A (en) 2003-09-04 2003-09-04 Process for producing multilayer printed wiring board

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
JP2003312334A JP2005085774A (en) 2003-09-04 2003-09-04 Process for producing multilayer printed wiring board

Publications (1)

Publication Number Publication Date
JP2005085774A true JP2005085774A (en) 2005-03-31

Family

ID=34413621

Family Applications (1)

Application Number Title Priority Date Filing Date
JP2003312334A Pending JP2005085774A (en) 2003-09-04 2003-09-04 Process for producing multilayer printed wiring board

Country Status (1)

Country Link
JP (1) JP2005085774A (en)

Cited By (2)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JP2014003214A (en) * 2012-06-20 2014-01-09 Nec Corp Pattern printing method, multilayer printed circuit board manufacturing method and multilayer printed circuit board
CN110708893A (en) * 2019-09-30 2020-01-17 奥士康科技股份有限公司 Method for manufacturing inner layer graph of multilayer PCB

Cited By (2)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JP2014003214A (en) * 2012-06-20 2014-01-09 Nec Corp Pattern printing method, multilayer printed circuit board manufacturing method and multilayer printed circuit board
CN110708893A (en) * 2019-09-30 2020-01-17 奥士康科技股份有限公司 Method for manufacturing inner layer graph of multilayer PCB

Similar Documents

Publication Publication Date Title
KR20020001582A (en) Semiconductor Integrated Circuit and Semiconductor Integrated Circuit Wiring Layout Method
JP2007123682A (en) Basic-cell designing method, layout designing method, designing apparatus, and program
JP2007250754A (en) Designing device and designing method for three-dimensional integrated circuit
JP2005085774A (en) Process for producing multilayer printed wiring board
JP2014056864A (en) Semiconductor device manufacturing method
JP4618065B2 (en) Wiring pattern design apparatus and method, and program
JP2021535609A (en) A method of marking a semiconductor wafer with an alignment mark and a semiconductor package having an alignment mark portion.
TWI386126B (en) Method for cutting copper-clad laminate
JP2004296864A (en) Semiconductor device and pattern generating method
JP2638555B2 (en) Multilayer printed wiring board
TWI462673B (en) Method for manufacturing printed circuit board module
CN101562949B (en) Manufacturing method of rigid-flexible plate
JP2006228982A (en) Semiconductor integrated circuit
JP2832787B2 (en) Printed circuit board manufacturing method and component mounting method using CAD system
US20040188844A1 (en) Semiconductor device and pattern generating method
JPH07106771A (en) Wiring structure of multilayered printed board
JP3105790U (en) Printed circuit board
JP3181353B2 (en) Multi-layer printed wiring board design CAD system
JP4316351B2 (en) Printed circuit board design method, printed circuit board design apparatus, program, and computer-readable recording medium
JP2000223316A (en) Coil structure set up on substrate
JP2007294640A (en) Multilayer substrate provided with layer constitution display unit
TWI405093B (en) Pattern structure for semiconductor cell libraries
JPH09298237A (en) Multilayer interconnection method of integrated circuit
JP2001284536A (en) Method of determining via forming regions
JP2002163316A (en) Three-dimensional observation method for multiplayer printed circuit board, and recording medium therefor

Legal Events

Date Code Title Description
A621 Written request for application examination

Effective date: 20060808

Free format text: JAPANESE INTERMEDIATE CODE: A621

RD02 Notification of acceptance of power of attorney

Free format text: JAPANESE INTERMEDIATE CODE: A7422

Effective date: 20060822

A977 Report on retrieval

Free format text: JAPANESE INTERMEDIATE CODE: A971007

Effective date: 20080918

A131 Notification of reasons for refusal

Free format text: JAPANESE INTERMEDIATE CODE: A131

Effective date: 20080924

A521 Written amendment

Effective date: 20081121

Free format text: JAPANESE INTERMEDIATE CODE: A523

A02 Decision of refusal

Effective date: 20090317

Free format text: JAPANESE INTERMEDIATE CODE: A02