JP2004363347A - Multilayer printed circuit board - Google Patents

Multilayer printed circuit board Download PDF

Info

Publication number
JP2004363347A
JP2004363347A JP2003160306A JP2003160306A JP2004363347A JP 2004363347 A JP2004363347 A JP 2004363347A JP 2003160306 A JP2003160306 A JP 2003160306A JP 2003160306 A JP2003160306 A JP 2003160306A JP 2004363347 A JP2004363347 A JP 2004363347A
Authority
JP
Japan
Prior art keywords
layer
layers
circuit board
ground
printed circuit
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Pending
Application number
JP2003160306A
Other languages
Japanese (ja)
Inventor
Satoru Haga
知 芳賀
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Oki Electric Industry Co Ltd
Original Assignee
Oki Electric Industry Co Ltd
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Oki Electric Industry Co Ltd filed Critical Oki Electric Industry Co Ltd
Priority to JP2003160306A priority Critical patent/JP2004363347A/en
Publication of JP2004363347A publication Critical patent/JP2004363347A/en
Pending legal-status Critical Current

Links

Images

Landscapes

  • Shielding Devices Or Components To Electric Or Magnetic Fields (AREA)
  • Structure Of Printed Boards (AREA)
  • Production Of Multi-Layered Print Wiring Board (AREA)

Abstract

<P>PROBLEM TO BE SOLVED: To provide a multilayer printed circuit board which can reduce EMI with a simplified structure. <P>SOLUTION: In the case of eight-layer structure, for example, ground layers G1, G2 formed of copper foil covering almost the entire part of the circuit board are allocated to the second layer and seventh layer. Moreover, the ground layers G1, G2 are almost entirely connected with a shield G3 by the copper plating to wrap the power supply layers P1, P2, signal layers S2, S3 and insulation layers I2 to I6 at the internal side of the circumference of the end of the circuit board. Accordingly, resonance between the power supply layers P1, P2 and the ground layers G1, G2 may be eliminated and radiation of EMI to the external side can be suppressed. <P>COPYRIGHT: (C)2005,JPO&NCIPI

Description

【0001】
【発明の属する技術分野】
本発明は、電子回路部品を高密度に搭載するための多層プリント基板、特にそのEMI(不要電磁放射)の低減技術に関するものである。
【0002】
【従来の技術】
LSI(大規模集積回路)等の電子回路部品を高密度に実装するために、電源や信号を通す複数(一般的には、4層以上)の配線パターンを積層した多層プリント基板が用いられる。
【0003】
図2は、従来の多層プリント基板の一例を概念的に示す断面図である。この多層プリント基板は、例えば表面から順に、信号層S1、グランド層G1、電源層P1、信号層S2、信号層S3、グランド層G2、電源層P2、及び信号層S4を形成する8層の配線パターンが、それぞれ絶縁層を介して積層された構造となっている。また、これとは異なり、表面から順に、信号層S1、グランド層G1、信号層S2、電源層P1、グランド層G2、信号層S3、電源層P2、及び信号層S4の8層構造となった多層プリント基板も広く使用されている。
【0004】
このように、多層プリント基板では、LSI等に安定した電源を供給すると共に配線層間の遮蔽効果を大きくするため、信号層とは別に対になる電源層とグランド層を設けている。そして、これらの電源層とグランド層は、基板のほぼ全面を覆うように、いわゆるベタ配線となっている。これにより、搭載した電子回路部品に対する安定した電源供給と、これらの電子回路部品による確実な動作が可能になる。
【0005】
【発明が解決しようとする課題】
しかしながら、従来の多層プリント基板では、次のような課題があった。
即ち、電源供給系が対になる電源層とグランド層で構成され、これらの電源層とグランド層が平行平板の構造となり、かつその端部が開放されている。従って、内部の電磁界は、次の(1)式のようになる。
【数1】

Figure 2004363347
【0006】
ここで、nは開放境界における外向き単位法線ベクトルである。
この場合、多層プリント基板の外形が、対象としている信号の波長に対して数分の1程度の寸法よりも大きければ、外形の影響は無視できなくなり、次の(2)式の周波数fmnで平行平板の共振が発生する。
【数2】
Figure 2004363347
【0007】
ここで、m,nは0または正の整数(但し、m=n=0は除く)、a,bはプリント基板の縦及び横の外形寸法、C0 は真空中の電磁波の速度(光速度)、及びεは電源層とグランド層の間の絶縁層の誘電率である。
【0008】
共振が発生した場合、内部では大きな電磁界が発生し、開放端部から電磁界が漏れて外部に放射される。電磁界上では開放端部は磁気壁のように振る舞い、端面に沿って次の(3)式で示す磁流Imが流れ、この磁流Imを放射源とした放射が発生する。
Im=Eedge×t ・・・(3)
【0009】
ここで、Eedgeはプリント基板端部の電界、tは電源層とグランド層の間の厚さである。
【0010】
このように、信号配線のリターン電流の広がりや、層間接続用のビア配線からの結合等の影響で、電源−グランド層が励振されて空洞共振が発生し、開放部となったプリント基板端部が、スロットアンテナのように振る舞い、共振で発生された周波数の電磁波による大きなEMIが発生する。このため、プリント基板の端部にバイパスキャパシタを接続したり、キャパシタと抵抗の組み合わせによるAC終端を行ったり、このプリント基板をシールドケースに収納する等の大掛かりな対策が必要であった。
【0011】
本発明は、簡単な構造でEMIを低減できる多層プリント基板を提供するものである。
【0012】
【課題を解決するための手段】
前記課題を解決するために、請求項1の発明は、信号層と、電源層と、第1及び第2のグランド層とが絶縁層を介して積層された多層プリント基板において、前記第1及び第2のグランド層を、それぞれ表面及び裏面から1層目或いは2層目に配置すると共に、これらの第1及び第2のグランド層で挟まれる前記信号層と電源層を包み込むように、該第1及び第2のグランド層の端部を導電性のシールド材で接続して構成している。
【0013】
請求項2の発明は、請求項1の多層プリント基板における第1及び第2のグランド層を、基板のほぼ全面を覆う銅箔で形成し、シールド材を、銅めっきで形成するようにしている。
【0014】
本発明によれば、以上のように多層プリント基板を構成したので、次のような作用が行われる。
【0015】
例えば、信号層に流れる電流によって電源層の電位が変動し、この電位変動によって電源層とグランド層の間で空洞共振が発生したとする。電源層は、第1及び第2のグランド層とこれらのグランド層の端部を接続するシールド材とで、包み込まれているので、この多層プリント基板から外部に放射される電磁波は低減される。
【0016】
【発明の実施の形態】
図1は、本発明の実施形態の多層プリント基板を概念的に示す断面図である。
この多層プリント基板では、表面から順に、信号層S1、グランド層G1、電源層P1、信号層S2、信号層S3、電源層P2、グランド層G2、及び信号層S4を形成する8層の配線パターンが、絶縁層I1,I2,…,I7を介して順次積層されている。即ち、表面及び裏面の信号層S1,S4とその内側のグランド層G1,G2との間は、それぞれ絶縁層I1,I7によって絶縁されている。また、グランド層G1,G2とその内側の電源層P1,P2との間は、それぞれ絶縁層I2,I6によって絶縁されている。更に、電源層P1,P2の間には、絶縁層I3,I5を介して、信号層S2、絶縁層I4及び信号層S3からなる内層パターンが形成されている。
【0017】
なお、表面の信号層S1には、LSI等の電子回路部品を搭載するための電極等を備えた配線パターンが形成されている。また、図示していないが、各層の配線パターンの間は、絶縁層を貫通して設けられたビアポスト等によって接続されている。
【0018】
一方、この多層プリント基板における端部の周囲は、2層目のグランド層G1と7層目のグランド層G2との間が、銅めっきによるシールドG3でほぼ全面的に接続され、その内側の電源層P1,P2、信号層S2,S3及び絶縁層I2〜I6が包み込まれている。
【0019】
なお、このような多層プリント基板は、例えば次のようにして製造することができる。
【0020】
先ず、グランド層G1,G2のサイズが、他の電源層P1,P2及び信号層S1〜S4よりも、一回り大きく形成された8層の多層プリント基板を、従来と同様の製造工程を用いて製造する。次に、この多層プリント基板の周辺部で、シールドG3を形成すべき箇所に、細長いスルーホール設ける。この時、信号層S1〜S4を含む内部領域と、その外周部との間が切り離されないように、例えば四隅に接続領域を残しておく。
【0021】
更に、多層プリント基板の周辺部に設けられたスルーホールを銅メッキで充填した後、その外側の周辺部を切断して除去する。これにより、グランド層G1,G2間が、銅めっきによるシールドG3でほぼ全面的に接続され、その内側の電源層P1,P2、信号層S2,S3及び絶縁層I2〜I6が包み込まれた多層プリント基板が完成する。
【0022】
次に、この多層プリント基板における電磁放射の動作を説明する。
この多層プリント基板では、電源−グランド層の平行平板構造を、グランド層G1、電源層P1、信号層S2,S3、電源層P2、及びグランド層G2の構成にし、2つのグランド層G1,G2の端部を接続している。これにより、端部から電磁界が漏れない構造となり、外部への放射は抑制される。また、グランド層G1,G2の端部が閉じていることから、グランド層の面積が広がったことになる。従って信号層S1〜S4を流れる電流の帰路も確保され、信号伝送上の問題も生じない。
【0023】
図3(a)〜(c)は、本実施形態のEMI低減効果の試験結果の一例を示す図である。
【0024】
図3(a)は、図2と同様にEMI対策を施していない従来の多層プリント基板を用いた試験回路、同図(b)は図1と同様のEMI対策を施した本発明の実施形態の多層プリント基板による試験回路である。
【0025】
いずれも、基板の外形サイズは230×150mmで、8層構造となっている。また、全長210mmの信号配線は、信号層S1,S4に分割して配置され、これらの信号層S1,S4の間の接続は、ビアポストを介して行われている。なお、この信号配線の特性インピーダンスは50Ωであり、一端とグランド層G1との間に信号入力用SMAコネクタを介して試験信号が与えられ、他端は終端用の2つの5pFのキャパシタを介して、それぞれグランド層G1と電源層P1に接続されている。
【0026】
図3(c)は、上記試験回路から放射された電磁界強度を電波暗室3mで測定した測定結果であり、横軸にEMI周波数[MHz]、縦軸に放射電界強度[dBμV/m]を示している。この試験では、従来の多層プリント基板と本実施形態のEMI対策を施した多層プリント基板のそれぞれに、試験信号としてレベルが0dBmの正弦波を30〜1000MHzの間でスイープして与え、各周波数における放射電磁界強度を測定している。図3(c)に示すように、本実施形態のEMI対策を施した多層プリント基板では、最大放射電界強度で13.4dB低減され、また周波数特性ではピークがほぼ消滅するまでに低減されていることが確認された。
【0027】
このように、本実施形態の多層プリント基板は、2つのグランド層G1,G2の端部をほぼ全面的に接続し、電源層P1,P2の端部が外部に露出されないように構成している。これにより、電源−グランド層間で発生した電磁界を閉じ込め、外部への放射を抑制することができる。また、グランド層は、開放端部を持たないので、接地としての働きが強化され、端部以外の放射も抑制される。これにより、バイパスキャパシタやノイズ対策部品を使用したり、シールドケースに収納する等の大掛かりな対策を必要とせずに、簡単な構造でEMIを低減できるという利点がある。
【0028】
なお、本発明は、上記実施形態に限定されず、種々の変形が可能である。この変形例としては、例えば、次のようなものがある。
【0029】
(a) 8層の多層プリント基板を例に説明したが、層数は任意である。
【0030】
(b) 表面及び裏面から2層目にグランド層G1,G2を設けているが、1層目にグランド層を設けても良い。また、一方の面の1層目と他方の面の2層目に、それぞれグランド層を設けるようにしても良い。
【0031】
(c) 製造方法は、例示した方法に限定されない。例えばグランド層G1,G2で挟まれる6層基板を形成した段階で、これらのグランド層G1,G2間を銅メッキで接続する。更にグランド層G1の表面にプリプレグによる絶縁層I1を介して信号層S1となる銅箔を貼付け、この銅箔をエッチングして信号層S1を形成する。同様に、グランド層G2の表面に絶縁層I7を介して銅箔を貼付け、この銅箔をエッチングして信号層S4を形成する、という方法も可能である。
【0032】
【発明の効果】
以上詳細に説明したように、請求項1の発明によれば、第1及び第2のグランド層を、それぞれ表面及び裏面から1層目或いは2層目に配置し、更に、これらの第1及び第2のグランド層の端部を導電性のシールド材で接続している。これにより、内部の信号層と電源層が、第1及び第2のグランド層で包み込まれ、簡単な構造で外部へのEMIの放射を低減することができる。
【0033】
請求項2の発明によれば、第1及び第2のグランド層を、基板のほぼ全面を覆う銅箔で形成し、更にシールド材を銅めっきで形成している。これにより、ほぼ確実に、EMIの放射を低減することができる。
【図面の簡単な説明】
【図1】本発明の実施形態の多層プリント基板を概念的に示す断面図である。
【図2】従来の多層プリント基板の一例を概念的に示す断面図である。
【図3】本実施形態のEMI低減効果の試験結果の一例を示す図である。
【符号の説明】
G1,G2 グランド層
G3 シールド
I1〜I7 絶縁層
P1,P2 電源層
S1〜S4 信号層[0001]
TECHNICAL FIELD OF THE INVENTION
The present invention relates to a multilayer printed circuit board for mounting electronic circuit components at a high density, and more particularly to a technique for reducing EMI (unwanted electromagnetic radiation).
[0002]
[Prior art]
In order to mount electronic circuit components such as an LSI (large-scale integrated circuit) at a high density, a multilayer printed circuit board in which a plurality (generally, four or more layers) of wiring patterns for passing power and signals are used.
[0003]
FIG. 2 is a sectional view conceptually showing an example of a conventional multilayer printed circuit board. This multilayer printed board has, for example, eight layers of wiring forming a signal layer S1, a ground layer G1, a power layer P1, a signal layer S2, a signal layer S3, a ground layer G2, a power layer P2, and a signal layer S4 in this order from the surface. Each of the patterns has a structure in which the patterns are stacked via an insulating layer. Also, unlike this, an eight-layer structure of a signal layer S1, a ground layer G1, a signal layer S2, a power layer P1, a ground layer G2, a signal layer S3, a power layer P2, and a signal layer S4 is arranged in this order from the surface. Multilayer printed circuit boards are also widely used.
[0004]
As described above, in the multilayer printed circuit board, the power supply layer and the ground layer are provided separately from the signal layer in order to supply a stable power supply to the LSI and the like and increase the shielding effect between the wiring layers. These power supply layers and ground layers are so-called solid wirings so as to cover almost the entire surface of the substrate. This enables stable power supply to the mounted electronic circuit components and reliable operation by these electronic circuit components.
[0005]
[Problems to be solved by the invention]
However, the conventional multilayer printed circuit board has the following problems.
That is, the power supply system is composed of a pair of a power supply layer and a ground layer, the power supply layer and the ground layer have a parallel plate structure, and the ends thereof are open. Therefore, the internal electromagnetic field is as shown in the following equation (1).
(Equation 1)
Figure 2004363347
[0006]
Here, n is an outward unit normal vector at the open boundary.
In this case, if the outer shape of the multi-layer printed circuit board is larger than a dimension about several times smaller than the wavelength of the target signal, the influence of the outer shape cannot be ignored, and the multi-layer printed circuit board is not parallel at the frequency fmn of the following equation (2). Plate resonance occurs.
(Equation 2)
Figure 2004363347
[0007]
Here, m and n are 0 or positive integers (however, m = n = 0 is excluded), a and b are the vertical and horizontal outer dimensions of the printed circuit board, and C0 is the speed (light speed) of electromagnetic waves in vacuum. , And ε r are the dielectric constant of the insulating layer between the power supply layer and the ground layer.
[0008]
When resonance occurs, a large electromagnetic field is generated inside, and the electromagnetic field leaks from the open end and is radiated to the outside. On the electromagnetic field, the open end behaves like a magnetic wall, and a magnetic current Im represented by the following expression (3) flows along the end face, and radiation using the magnetic current Im as a radiation source is generated.
Im = Edge × t (3)
[0009]
Here, Eedge is the electric field at the end of the printed circuit board, and t is the thickness between the power supply layer and the ground layer.
[0010]
As described above, the power supply-ground layer is excited by the influence of the spread of the return current of the signal wiring, the coupling from the via wiring for interlayer connection, etc., and cavity resonance occurs, and the end portion of the printed circuit board which has become an open part. However, it behaves like a slot antenna, and large EMI is generated by electromagnetic waves of a frequency generated by resonance. For this reason, large-scale measures such as connecting a bypass capacitor to the end of the printed circuit board, performing AC termination by a combination of a capacitor and a resistor, and storing the printed circuit board in a shield case have been required.
[0011]
The present invention provides a multilayer printed circuit board that can reduce EMI with a simple structure.
[0012]
[Means for Solving the Problems]
In order to solve the above problem, the invention according to claim 1 is directed to a multilayer printed circuit board in which a signal layer, a power supply layer, and first and second ground layers are laminated via an insulating layer. A second ground layer is disposed on the first or second layer from the front surface and the rear surface, respectively, and the second ground layer is formed so as to surround the signal layer and the power supply layer sandwiched between the first and second ground layers. The end portions of the first and second ground layers are connected by a conductive shield material.
[0013]
According to a second aspect of the present invention, the first and second ground layers in the multilayer printed board of the first aspect are formed of copper foil covering substantially the entire surface of the substrate, and the shield material is formed of copper plating. .
[0014]
According to the present invention, since the multilayer printed circuit board is configured as described above, the following operation is performed.
[0015]
For example, it is assumed that the potential of the power supply layer fluctuates due to the current flowing in the signal layer, and that the potential fluctuation causes cavity resonance between the power supply layer and the ground layer. Since the power supply layer is surrounded by the first and second ground layers and a shielding material connecting the ends of these ground layers, electromagnetic waves radiated from the multilayer printed board to the outside are reduced.
[0016]
BEST MODE FOR CARRYING OUT THE INVENTION
FIG. 1 is a sectional view conceptually showing a multilayer printed circuit board according to an embodiment of the present invention.
In this multilayer printed circuit board, in order from the surface, an eight-layer wiring pattern forming a signal layer S1, a ground layer G1, a power layer P1, a signal layer S2, a signal layer S3, a power layer P2, a ground layer G2, and a signal layer S4 Are sequentially laminated via insulating layers I1, I2,..., I7. That is, the signal layers S1 and S4 on the front and rear surfaces and the ground layers G1 and G2 inside the signal layers S1 and S4 are insulated by the insulating layers I1 and I7, respectively. The ground layers G1 and G2 and the power supply layers P1 and P2 inside the ground layers G1 and G2 are insulated by insulating layers I2 and I6, respectively. Further, an inner layer pattern including the signal layer S2, the insulating layer I4, and the signal layer S3 is formed between the power supply layers P1 and P2 via the insulating layers I3 and I5.
[0017]
Note that a wiring pattern including electrodes and the like for mounting an electronic circuit component such as an LSI is formed on the signal layer S1 on the surface. Although not shown, the wiring patterns of each layer are connected by via posts or the like provided through the insulating layer.
[0018]
On the other hand, around the edge of the multilayer printed circuit board, the ground layer G1 of the second layer and the ground layer G2 of the seventh layer are almost completely connected by a shield G3 made of copper plating. The layers P1 and P2, the signal layers S2 and S3, and the insulating layers I2 to I6 are wrapped.
[0019]
In addition, such a multilayer printed board can be manufactured, for example, as follows.
[0020]
First, an eight-layer multilayer printed circuit board in which the sizes of the ground layers G1 and G2 are slightly larger than those of the other power supply layers P1 and P2 and the signal layers S1 to S4 is manufactured by using the same manufacturing process as before. To manufacture. Next, an elongated through hole is provided at a position where the shield G3 is to be formed in the peripheral portion of the multilayer printed board. At this time, connection regions are left at, for example, four corners so that the inner region including the signal layers S1 to S4 and the outer peripheral portion are not separated.
[0021]
Further, after filling through holes provided in the peripheral portion of the multilayer printed board with copper plating, the peripheral portion outside the through hole is cut and removed. Thus, the ground layers G1 and G2 are almost completely connected by the shield G3 made of copper plating, and the power supply layers P1 and P2, the signal layers S2 and S3, and the insulating layers I2 to I6 are wrapped inside the multilayer print. The substrate is completed.
[0022]
Next, the operation of electromagnetic radiation in the multilayer printed circuit board will be described.
In this multilayer printed circuit board, the parallel plate structure of the power supply and the ground layer is made up of the ground layer G1, the power layer P1, the signal layers S2 and S3, the power layer P2, and the ground layer G2, and the two ground layers G1 and G2 are formed. The ends are connected. As a result, a structure in which the electromagnetic field does not leak from the end is suppressed, and radiation to the outside is suppressed. Further, since the ends of the ground layers G1 and G2 are closed, the area of the ground layers is increased. Therefore, the return path of the current flowing through the signal layers S1 to S4 is secured, and no problem occurs in signal transmission.
[0023]
3A to 3C are diagrams illustrating an example of test results of the EMI reduction effect of the present embodiment.
[0024]
FIG. 3A is a test circuit using a conventional multilayer printed circuit board that is not subjected to EMI measures as in FIG. 2, and FIG. 3B is an embodiment of the present invention in which EMI measures are applied as in FIG. This is a test circuit using a multilayer printed circuit board.
[0025]
In each case, the outer dimensions of the substrate are 230 × 150 mm and have an eight-layer structure. The signal wiring having a total length of 210 mm is divided into signal layers S1 and S4, and the connection between these signal layers S1 and S4 is made via via posts. Note that the characteristic impedance of this signal wiring is 50Ω, a test signal is applied between one end and the ground layer G1 via a signal input SMA connector, and the other end is connected via two terminating 5 pF capacitors. Are connected to the ground layer G1 and the power supply layer P1, respectively.
[0026]
FIG. 3C shows the measurement results obtained by measuring the electromagnetic field intensity radiated from the test circuit in an anechoic chamber 3 m. The horizontal axis represents the EMI frequency [MHz], and the vertical axis represents the radiated electric field intensity [dBμV / m]. Is shown. In this test, a sine wave having a level of 0 dBm is swept between 30 and 1000 MHz as a test signal and applied to each of the conventional multilayer printed circuit board and the multilayer printed circuit board subjected to the EMI countermeasure of the present embodiment. The radiation field strength is measured. As shown in FIG. 3C, in the multilayer printed circuit board in which the EMI countermeasures of the present embodiment are applied, the maximum radiated electric field intensity is reduced by 13.4 dB, and the frequency characteristic is reduced until the peak almost disappears. It was confirmed that.
[0027]
As described above, the multilayer printed circuit board according to the present embodiment is configured such that the ends of the two ground layers G1 and G2 are connected almost entirely, and the ends of the power supply layers P1 and P2 are not exposed to the outside. . Thus, the electromagnetic field generated between the power supply and the ground layer can be confined, and the radiation to the outside can be suppressed. Further, since the ground layer does not have an open end, the function as a ground is strengthened, and radiation other than the end is suppressed. As a result, there is an advantage that EMI can be reduced with a simple structure without using a large-scale measure such as using a bypass capacitor or a noise countermeasure component or storing the component in a shield case.
[0028]
Note that the present invention is not limited to the above embodiment, and various modifications are possible. For example, there are the following modifications.
[0029]
(A) Although the description has been given by taking the multilayer printed circuit board having eight layers as an example, the number of layers is arbitrary.
[0030]
(B) Although the ground layers G1 and G2 are provided in the second layer from the front surface and the rear surface, the ground layers may be provided in the first layer. Further, ground layers may be provided on the first layer on one surface and the second layer on the other surface, respectively.
[0031]
(C) The production method is not limited to the exemplified method. For example, when a six-layer substrate sandwiched between the ground layers G1 and G2 is formed, these ground layers G1 and G2 are connected by copper plating. Further, a copper foil to be the signal layer S1 is attached to the surface of the ground layer G1 via the insulating layer I1 made of prepreg, and the copper foil is etched to form the signal layer S1. Similarly, a method of attaching a copper foil to the surface of the ground layer G2 via the insulating layer I7 and etching the copper foil to form the signal layer S4 is also possible.
[0032]
【The invention's effect】
As described in detail above, according to the first aspect of the present invention, the first and second ground layers are arranged on the first or second layer from the front surface and the back surface, respectively. The end of the second ground layer is connected with a conductive shield material. Thus, the internal signal layer and power supply layer are wrapped by the first and second ground layers, and the EMI radiation to the outside can be reduced with a simple structure.
[0033]
According to the second aspect of the present invention, the first and second ground layers are formed of copper foil covering substantially the entire surface of the substrate, and the shield material is formed of copper plating. As a result, EMI radiation can be almost certainly reduced.
[Brief description of the drawings]
FIG. 1 is a sectional view conceptually showing a multilayer printed circuit board according to an embodiment of the present invention.
FIG. 2 is a sectional view conceptually showing an example of a conventional multilayer printed circuit board.
FIG. 3 is a diagram illustrating an example of a test result of an EMI reduction effect of the present embodiment.
[Explanation of symbols]
G1, G2 Ground layer G3 Shields I1 to I7 Insulating layers P1, P2 Power supply layers S1 to S4 Signal layer

Claims (2)

信号層と、電源層と、第1及び第2のグランド層とが絶縁層を介して積層された多層プリント基板において、前記第1及び第2のグランド層を、それぞれ表面及び裏面から1層目或いは2層目に配置すると共に、これらの第1及び第2のグランド層で挟まれる前記信号層と電源層を包み込むように、該第1及び第2のグランド層の端部を導電性のシールド材で接続したことを特徴とする多層プリント基板。In a multilayer printed circuit board in which a signal layer, a power supply layer, and a first and second ground layer are laminated via an insulating layer, the first and second ground layers are first layers from the front surface and the rear surface, respectively. Alternatively, the first and second ground layers may be disposed on the second layer, and the ends of the first and second ground layers may be electrically shielded so as to surround the signal layer and the power supply layer sandwiched between the first and second ground layers. A multilayer printed circuit board characterized by being connected by a material. 前記第1及び第2のグランド層は、基板のほぼ全面を覆う銅箔で形成され、前記シールド材は、銅めっきで形成されたことを特徴とする請求項1記載の多層プリント基板。2. The multilayer printed circuit board according to claim 1, wherein the first and second ground layers are formed of copper foil covering substantially the entire surface of the substrate, and the shield material is formed of copper plating.
JP2003160306A 2003-06-05 2003-06-05 Multilayer printed circuit board Pending JP2004363347A (en)

Priority Applications (1)

Application Number Priority Date Filing Date Title
JP2003160306A JP2004363347A (en) 2003-06-05 2003-06-05 Multilayer printed circuit board

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
JP2003160306A JP2004363347A (en) 2003-06-05 2003-06-05 Multilayer printed circuit board

Publications (1)

Publication Number Publication Date
JP2004363347A true JP2004363347A (en) 2004-12-24

Family

ID=34053129

Family Applications (1)

Application Number Title Priority Date Filing Date
JP2003160306A Pending JP2004363347A (en) 2003-06-05 2003-06-05 Multilayer printed circuit board

Country Status (1)

Country Link
JP (1) JP2004363347A (en)

Cited By (13)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JP2009252919A (en) * 2008-04-04 2009-10-29 Nec Corp Printed wiring board
JP2010027684A (en) * 2008-07-15 2010-02-04 Fuji Xerox Co Ltd Printed wiring board
US8274773B2 (en) 2010-03-12 2012-09-25 Renesas Electronics Corporation Multilayered board semiconductor device with BGA package
US8873265B2 (en) 2011-03-16 2014-10-28 Kabushiki Kaisha Toshiba Semiconductor memory system
WO2015119151A1 (en) * 2014-02-04 2015-08-13 太陽誘電株式会社 Circuit module
JP2016096355A (en) * 2015-12-24 2016-05-26 株式会社東芝 Semiconductor device and system
US9519308B2 (en) 2007-03-23 2016-12-13 Huawei Technologies Co., Ltd. Printed circuit board, design method thereof and mainboard of terminal product
CN108990256A (en) * 2018-07-24 2018-12-11 苏州福莱盈电子有限公司 A kind of screen method preventing wiring board signals leakiness
CN109348614A (en) * 2018-10-29 2019-02-15 苏州福莱盈电子有限公司 A kind of circuit board structure and preparation method thereof for preventing high-frequency signal from revealing
CN111954955A (en) * 2018-04-13 2020-11-17 国际商业机器公司 Integrated antenna array package structure and method
CN112423462A (en) * 2019-08-20 2021-02-26 宏启胜精密电子(秦皇岛)有限公司 Circuit board
CN112822876A (en) * 2020-12-28 2021-05-18 广州广合科技股份有限公司 Printed circuit board embedded with three-dimensional metal base and processing method thereof
CN113543452A (en) * 2020-04-13 2021-10-22 宏启胜精密电子(秦皇岛)有限公司 Circuit board and preparation method thereof

Cited By (27)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US9519308B2 (en) 2007-03-23 2016-12-13 Huawei Technologies Co., Ltd. Printed circuit board, design method thereof and mainboard of terminal product
JP2009252919A (en) * 2008-04-04 2009-10-29 Nec Corp Printed wiring board
JP2010027684A (en) * 2008-07-15 2010-02-04 Fuji Xerox Co Ltd Printed wiring board
US8373072B2 (en) 2008-07-15 2013-02-12 Fuji Xerox Co., Ltd. Printed circuit board
US8274773B2 (en) 2010-03-12 2012-09-25 Renesas Electronics Corporation Multilayered board semiconductor device with BGA package
US8520354B2 (en) 2010-03-12 2013-08-27 Renesas Electronics Corporation Multilayered board semiconductor device with BGA package
US12094866B2 (en) 2011-03-16 2024-09-17 Kioxia Corporation Semiconductor memory system
US9312215B2 (en) 2011-03-16 2016-04-12 Kabushiki Kaisha Toshiba Semiconductor memory system
US10388640B2 (en) 2011-03-16 2019-08-20 Toshiba Memory Corporation Semiconductor memory system
US9437533B2 (en) 2011-03-16 2016-09-06 Kabushiki Kaisha Toshiba Semiconductor memory system
US8873265B2 (en) 2011-03-16 2014-10-28 Kabushiki Kaisha Toshiba Semiconductor memory system
US9754632B2 (en) 2011-03-16 2017-09-05 Toshiba Memory Corporation Semiconductor memory system
US9859264B2 (en) 2011-03-16 2018-01-02 Toshiba Memory Corporation Semiconductor memory system
US11705444B2 (en) 2011-03-16 2023-07-18 Kioxia Corporation Semiconductor memory system
US11063031B2 (en) 2011-03-16 2021-07-13 Toshiba Memory Corporation Semiconductor memory system
US10607979B2 (en) 2011-03-16 2020-03-31 Toshiba Memory Corporation Semiconductor memory system
WO2015119151A1 (en) * 2014-02-04 2015-08-13 太陽誘電株式会社 Circuit module
US9894816B2 (en) 2014-02-04 2018-02-13 Taiyo Yuden Co., Ltd. Circuit module
JP2016096355A (en) * 2015-12-24 2016-05-26 株式会社東芝 Semiconductor device and system
CN111954955A (en) * 2018-04-13 2020-11-17 国际商业机器公司 Integrated antenna array package structure and method
CN108990256A (en) * 2018-07-24 2018-12-11 苏州福莱盈电子有限公司 A kind of screen method preventing wiring board signals leakiness
CN109348614A (en) * 2018-10-29 2019-02-15 苏州福莱盈电子有限公司 A kind of circuit board structure and preparation method thereof for preventing high-frequency signal from revealing
CN112423462A (en) * 2019-08-20 2021-02-26 宏启胜精密电子(秦皇岛)有限公司 Circuit board
CN112423462B (en) * 2019-08-20 2022-06-24 宏启胜精密电子(秦皇岛)有限公司 Circuit board
CN113543452A (en) * 2020-04-13 2021-10-22 宏启胜精密电子(秦皇岛)有限公司 Circuit board and preparation method thereof
CN113543452B (en) * 2020-04-13 2022-08-16 宏启胜精密电子(秦皇岛)有限公司 Circuit board and preparation method thereof
CN112822876A (en) * 2020-12-28 2021-05-18 广州广合科技股份有限公司 Printed circuit board embedded with three-dimensional metal base and processing method thereof

Similar Documents

Publication Publication Date Title
US5926377A (en) Multilayer printed board
US6150895A (en) Circuit board voltage plane impedance matching
CA2146139C (en) Electromagnetic radiation reduction technique using grounded conductive traces circumscribing internal planes of printed circuit boards
US6396264B1 (en) Triplate striplines used in a high-frequency circuit and a shielded-loop magnetic field detector
US6515868B1 (en) Printed circuit board
JP2004363347A (en) Multilayer printed circuit board
JPH10190237A (en) Printed circuit board
WO2002091515A1 (en) Transmission line type components
CN109884562B (en) Differential magnetic field detection module and magnetic field probe
JP2000286587A (en) Electromagnetic shield structure at connector part with external cable
US6700455B2 (en) Electromagnetic emission reduction technique for shielded connectors
CN109884561B (en) Magnetic field detection module and magnetic field probe
Zhang et al. Power noise suppression using power-and-ground via pairs in multilayered printed circuit boards
JP2001068801A (en) Printed wiring board
JP2003218541A (en) Circuit board structured to reduce emi
JPH08204377A (en) Shielding body
JP3633593B2 (en) High frequency circuit and shielded loop type magnetic field detector using the high frequency circuit
JP2735060B2 (en) Printed circuit board, printed circuit board design method, and printed circuit board manufacturing apparatus
JPWO2017006553A1 (en) Printed wiring board
JPH11220263A (en) Printed wiring board
JP4694035B2 (en) Wiring structure board
JP3610088B2 (en) Multilayer printed wiring board
JP3941590B2 (en) Printed wiring board having an electromagnetic shielding layer
JP2000059063A (en) Shield case with opening
JP2004200477A (en) Electronic circuitry substrate and electronic circuitry device

Legal Events

Date Code Title Description
A977 Report on retrieval

Effective date: 20060428

Free format text: JAPANESE INTERMEDIATE CODE: A971007

A131 Notification of reasons for refusal

Effective date: 20060509

Free format text: JAPANESE INTERMEDIATE CODE: A131

A521 Written amendment

Free format text: JAPANESE INTERMEDIATE CODE: A523

Effective date: 20060630

A02 Decision of refusal

Free format text: JAPANESE INTERMEDIATE CODE: A02

Effective date: 20061024