JP2004282103A - Partial noble metal plating method of lead frame - Google Patents
Partial noble metal plating method of lead frame Download PDFInfo
- Publication number
- JP2004282103A JP2004282103A JP2004199765A JP2004199765A JP2004282103A JP 2004282103 A JP2004282103 A JP 2004282103A JP 2004199765 A JP2004199765 A JP 2004199765A JP 2004199765 A JP2004199765 A JP 2004199765A JP 2004282103 A JP2004282103 A JP 2004282103A
- Authority
- JP
- Japan
- Prior art keywords
- plating
- lead frame
- noble metal
- copper
- silver
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Pending
Links
Images
Classifications
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L24/00—Arrangements for connecting or disconnecting semiconductor or solid-state bodies; Methods or apparatus related thereto
- H01L24/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L24/42—Wire connectors; Manufacturing methods related thereto
- H01L24/47—Structure, shape, material or disposition of the wire connectors after the connecting process
- H01L24/48—Structure, shape, material or disposition of the wire connectors after the connecting process of an individual wire connector
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/42—Wire connectors; Manufacturing methods related thereto
- H01L2224/44—Structure, shape, material or disposition of the wire connectors prior to the connecting process
- H01L2224/45—Structure, shape, material or disposition of the wire connectors prior to the connecting process of an individual wire connector
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/42—Wire connectors; Manufacturing methods related thereto
- H01L2224/44—Structure, shape, material or disposition of the wire connectors prior to the connecting process
- H01L2224/45—Structure, shape, material or disposition of the wire connectors prior to the connecting process of an individual wire connector
- H01L2224/45001—Core members of the connector
- H01L2224/45099—Material
- H01L2224/451—Material with a principal constituent of the material being a metal or a metalloid, e.g. boron (B), silicon (Si), germanium (Ge), arsenic (As), antimony (Sb), tellurium (Te) and polonium (Po), and alloys thereof
- H01L2224/45138—Material with a principal constituent of the material being a metal or a metalloid, e.g. boron (B), silicon (Si), germanium (Ge), arsenic (As), antimony (Sb), tellurium (Te) and polonium (Po), and alloys thereof the principal constituent melting at a temperature of greater than or equal to 950°C and less than 1550°C
- H01L2224/45144—Gold (Au) as principal constituent
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/42—Wire connectors; Manufacturing methods related thereto
- H01L2224/44—Structure, shape, material or disposition of the wire connectors prior to the connecting process
- H01L2224/45—Structure, shape, material or disposition of the wire connectors prior to the connecting process of an individual wire connector
- H01L2224/45001—Core members of the connector
- H01L2224/45099—Material
- H01L2224/451—Material with a principal constituent of the material being a metal or a metalloid, e.g. boron (B), silicon (Si), germanium (Ge), arsenic (As), antimony (Sb), tellurium (Te) and polonium (Po), and alloys thereof
- H01L2224/45163—Material with a principal constituent of the material being a metal or a metalloid, e.g. boron (B), silicon (Si), germanium (Ge), arsenic (As), antimony (Sb), tellurium (Te) and polonium (Po), and alloys thereof the principal constituent melting at a temperature of greater than 1550°C
- H01L2224/45164—Palladium (Pd) as principal constituent
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/42—Wire connectors; Manufacturing methods related thereto
- H01L2224/47—Structure, shape, material or disposition of the wire connectors after the connecting process
- H01L2224/48—Structure, shape, material or disposition of the wire connectors after the connecting process of an individual wire connector
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/42—Wire connectors; Manufacturing methods related thereto
- H01L2224/47—Structure, shape, material or disposition of the wire connectors after the connecting process
- H01L2224/48—Structure, shape, material or disposition of the wire connectors after the connecting process of an individual wire connector
- H01L2224/4805—Shape
- H01L2224/4809—Loop shape
- H01L2224/48091—Arched
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/42—Wire connectors; Manufacturing methods related thereto
- H01L2224/47—Structure, shape, material or disposition of the wire connectors after the connecting process
- H01L2224/48—Structure, shape, material or disposition of the wire connectors after the connecting process of an individual wire connector
- H01L2224/481—Disposition
- H01L2224/48151—Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive
- H01L2224/48221—Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked
- H01L2224/48245—Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked the item being metallic
- H01L2224/48247—Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked the item being metallic connecting the wire to a bond pad of the item
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/42—Wire connectors; Manufacturing methods related thereto
- H01L2224/47—Structure, shape, material or disposition of the wire connectors after the connecting process
- H01L2224/48—Structure, shape, material or disposition of the wire connectors after the connecting process of an individual wire connector
- H01L2224/484—Connecting portions
- H01L2224/48463—Connecting portions the connecting portion on the bonding area of the semiconductor or solid-state body being a ball bond
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/42—Wire connectors; Manufacturing methods related thereto
- H01L2224/47—Structure, shape, material or disposition of the wire connectors after the connecting process
- H01L2224/48—Structure, shape, material or disposition of the wire connectors after the connecting process of an individual wire connector
- H01L2224/485—Material
- H01L2224/48505—Material at the bonding interface
- H01L2224/48599—Principal constituent of the connecting portion of the wire connector being Gold (Au)
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/42—Wire connectors; Manufacturing methods related thereto
- H01L2224/47—Structure, shape, material or disposition of the wire connectors after the connecting process
- H01L2224/48—Structure, shape, material or disposition of the wire connectors after the connecting process of an individual wire connector
- H01L2224/485—Material
- H01L2224/48505—Material at the bonding interface
- H01L2224/48599—Principal constituent of the connecting portion of the wire connector being Gold (Au)
- H01L2224/486—Principal constituent of the connecting portion of the wire connector being Gold (Au) with a principal constituent of the bonding area being a metal or a metalloid, e.g. boron (B), silicon (Si), germanium (Ge), arsenic (As), antimony (Sb), tellurium (Te) and polonium (Po), and alloys thereof
- H01L2224/48638—Principal constituent of the connecting portion of the wire connector being Gold (Au) with a principal constituent of the bonding area being a metal or a metalloid, e.g. boron (B), silicon (Si), germanium (Ge), arsenic (As), antimony (Sb), tellurium (Te) and polonium (Po), and alloys thereof the principal constituent melting at a temperature of greater than or equal to 950°C and less than 1550°C
- H01L2224/48639—Silver (Ag) as principal constituent
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/42—Wire connectors; Manufacturing methods related thereto
- H01L2224/47—Structure, shape, material or disposition of the wire connectors after the connecting process
- H01L2224/48—Structure, shape, material or disposition of the wire connectors after the connecting process of an individual wire connector
- H01L2224/485—Material
- H01L2224/48505—Material at the bonding interface
- H01L2224/48599—Principal constituent of the connecting portion of the wire connector being Gold (Au)
- H01L2224/486—Principal constituent of the connecting portion of the wire connector being Gold (Au) with a principal constituent of the bonding area being a metal or a metalloid, e.g. boron (B), silicon (Si), germanium (Ge), arsenic (As), antimony (Sb), tellurium (Te) and polonium (Po), and alloys thereof
- H01L2224/48638—Principal constituent of the connecting portion of the wire connector being Gold (Au) with a principal constituent of the bonding area being a metal or a metalloid, e.g. boron (B), silicon (Si), germanium (Ge), arsenic (As), antimony (Sb), tellurium (Te) and polonium (Po), and alloys thereof the principal constituent melting at a temperature of greater than or equal to 950°C and less than 1550°C
- H01L2224/48644—Gold (Au) as principal constituent
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/42—Wire connectors; Manufacturing methods related thereto
- H01L2224/47—Structure, shape, material or disposition of the wire connectors after the connecting process
- H01L2224/48—Structure, shape, material or disposition of the wire connectors after the connecting process of an individual wire connector
- H01L2224/485—Material
- H01L2224/48505—Material at the bonding interface
- H01L2224/48599—Principal constituent of the connecting portion of the wire connector being Gold (Au)
- H01L2224/486—Principal constituent of the connecting portion of the wire connector being Gold (Au) with a principal constituent of the bonding area being a metal or a metalloid, e.g. boron (B), silicon (Si), germanium (Ge), arsenic (As), antimony (Sb), tellurium (Te) and polonium (Po), and alloys thereof
- H01L2224/48663—Principal constituent of the connecting portion of the wire connector being Gold (Au) with a principal constituent of the bonding area being a metal or a metalloid, e.g. boron (B), silicon (Si), germanium (Ge), arsenic (As), antimony (Sb), tellurium (Te) and polonium (Po), and alloys thereof the principal constituent melting at a temperature of greater than 1550°C
- H01L2224/48664—Palladium (Pd) as principal constituent
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/42—Wire connectors; Manufacturing methods related thereto
- H01L2224/47—Structure, shape, material or disposition of the wire connectors after the connecting process
- H01L2224/48—Structure, shape, material or disposition of the wire connectors after the connecting process of an individual wire connector
- H01L2224/485—Material
- H01L2224/48505—Material at the bonding interface
- H01L2224/48799—Principal constituent of the connecting portion of the wire connector being Copper (Cu)
- H01L2224/488—Principal constituent of the connecting portion of the wire connector being Copper (Cu) with a principal constituent of the bonding area being a metal or a metalloid, e.g. boron (B), silicon (Si), germanium (Ge), arsenic (As), antimony (Sb), tellurium (Te) and polonium (Po), and alloys thereof
- H01L2224/48838—Principal constituent of the connecting portion of the wire connector being Copper (Cu) with a principal constituent of the bonding area being a metal or a metalloid, e.g. boron (B), silicon (Si), germanium (Ge), arsenic (As), antimony (Sb), tellurium (Te) and polonium (Po), and alloys thereof the principal constituent melting at a temperature of greater than or equal to 950°C and less than 1550°C
- H01L2224/48839—Silver (Ag) as principal constituent
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/42—Wire connectors; Manufacturing methods related thereto
- H01L2224/47—Structure, shape, material or disposition of the wire connectors after the connecting process
- H01L2224/48—Structure, shape, material or disposition of the wire connectors after the connecting process of an individual wire connector
- H01L2224/485—Material
- H01L2224/48505—Material at the bonding interface
- H01L2224/48799—Principal constituent of the connecting portion of the wire connector being Copper (Cu)
- H01L2224/488—Principal constituent of the connecting portion of the wire connector being Copper (Cu) with a principal constituent of the bonding area being a metal or a metalloid, e.g. boron (B), silicon (Si), germanium (Ge), arsenic (As), antimony (Sb), tellurium (Te) and polonium (Po), and alloys thereof
- H01L2224/48838—Principal constituent of the connecting portion of the wire connector being Copper (Cu) with a principal constituent of the bonding area being a metal or a metalloid, e.g. boron (B), silicon (Si), germanium (Ge), arsenic (As), antimony (Sb), tellurium (Te) and polonium (Po), and alloys thereof the principal constituent melting at a temperature of greater than or equal to 950°C and less than 1550°C
- H01L2224/48844—Gold (Au) as principal constituent
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/42—Wire connectors; Manufacturing methods related thereto
- H01L2224/47—Structure, shape, material or disposition of the wire connectors after the connecting process
- H01L2224/48—Structure, shape, material or disposition of the wire connectors after the connecting process of an individual wire connector
- H01L2224/485—Material
- H01L2224/48505—Material at the bonding interface
- H01L2224/48799—Principal constituent of the connecting portion of the wire connector being Copper (Cu)
- H01L2224/488—Principal constituent of the connecting portion of the wire connector being Copper (Cu) with a principal constituent of the bonding area being a metal or a metalloid, e.g. boron (B), silicon (Si), germanium (Ge), arsenic (As), antimony (Sb), tellurium (Te) and polonium (Po), and alloys thereof
- H01L2224/48863—Principal constituent of the connecting portion of the wire connector being Copper (Cu) with a principal constituent of the bonding area being a metal or a metalloid, e.g. boron (B), silicon (Si), germanium (Ge), arsenic (As), antimony (Sb), tellurium (Te) and polonium (Po), and alloys thereof the principal constituent melting at a temperature of greater than 1550°C
- H01L2224/48864—Palladium (Pd) as principal constituent
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/80—Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected
- H01L2224/85—Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected using a wire connector
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/80—Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected
- H01L2224/85—Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected using a wire connector
- H01L2224/8538—Bonding interfaces outside the semiconductor or solid-state body
- H01L2224/85399—Material
- H01L2224/854—Material with a principal constituent of the material being a metal or a metalloid, e.g. boron (B), silicon (Si), germanium (Ge), arsenic (As), antimony (Sb), tellurium (Te) and polonium (Po), and alloys thereof
- H01L2224/85438—Material with a principal constituent of the material being a metal or a metalloid, e.g. boron (B), silicon (Si), germanium (Ge), arsenic (As), antimony (Sb), tellurium (Te) and polonium (Po), and alloys thereof the principal constituent melting at a temperature of greater than or equal to 950°C and less than 1550°C
- H01L2224/85439—Silver (Ag) as principal constituent
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/80—Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected
- H01L2224/85—Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected using a wire connector
- H01L2224/8538—Bonding interfaces outside the semiconductor or solid-state body
- H01L2224/85399—Material
- H01L2224/854—Material with a principal constituent of the material being a metal or a metalloid, e.g. boron (B), silicon (Si), germanium (Ge), arsenic (As), antimony (Sb), tellurium (Te) and polonium (Po), and alloys thereof
- H01L2224/85438—Material with a principal constituent of the material being a metal or a metalloid, e.g. boron (B), silicon (Si), germanium (Ge), arsenic (As), antimony (Sb), tellurium (Te) and polonium (Po), and alloys thereof the principal constituent melting at a temperature of greater than or equal to 950°C and less than 1550°C
- H01L2224/85444—Gold (Au) as principal constituent
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/80—Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected
- H01L2224/85—Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected using a wire connector
- H01L2224/8538—Bonding interfaces outside the semiconductor or solid-state body
- H01L2224/85399—Material
- H01L2224/854—Material with a principal constituent of the material being a metal or a metalloid, e.g. boron (B), silicon (Si), germanium (Ge), arsenic (As), antimony (Sb), tellurium (Te) and polonium (Po), and alloys thereof
- H01L2224/85463—Material with a principal constituent of the material being a metal or a metalloid, e.g. boron (B), silicon (Si), germanium (Ge), arsenic (As), antimony (Sb), tellurium (Te) and polonium (Po), and alloys thereof the principal constituent melting at a temperature of greater than 1550°C
- H01L2224/85464—Palladium (Pd) as principal constituent
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/91—Methods for connecting semiconductor or solid state bodies including different methods provided for in two or more of groups H01L2224/80 - H01L2224/90
- H01L2224/92—Specific sequence of method steps
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/91—Methods for connecting semiconductor or solid state bodies including different methods provided for in two or more of groups H01L2224/80 - H01L2224/90
- H01L2224/92—Specific sequence of method steps
- H01L2224/922—Connecting different surfaces of the semiconductor or solid-state body with connectors of different types
- H01L2224/9222—Sequential connecting processes
- H01L2224/92242—Sequential connecting processes the first connecting process involving a layer connector
- H01L2224/92247—Sequential connecting processes the first connecting process involving a layer connector the second connecting process involving a wire connector
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/0001—Technical content checked by a classifier
- H01L2924/00011—Not relevant to the scope of the group, the symbol of which is combined with the symbol of this group
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/0001—Technical content checked by a classifier
- H01L2924/00014—Technical content checked by a classifier the subject-matter covered by the group, the symbol of which is combined with the symbol of this group, being disclosed without further technical details
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/01—Chemical elements
- H01L2924/01004—Beryllium [Be]
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/01—Chemical elements
- H01L2924/01005—Boron [B]
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/01—Chemical elements
- H01L2924/01006—Carbon [C]
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/01—Chemical elements
- H01L2924/01024—Chromium [Cr]
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/01—Chemical elements
- H01L2924/01027—Cobalt [Co]
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/01—Chemical elements
- H01L2924/01028—Nickel [Ni]
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/01—Chemical elements
- H01L2924/01029—Copper [Cu]
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/01—Chemical elements
- H01L2924/0103—Zinc [Zn]
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/01—Chemical elements
- H01L2924/01033—Arsenic [As]
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/01—Chemical elements
- H01L2924/01046—Palladium [Pd]
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/01—Chemical elements
- H01L2924/01047—Silver [Ag]
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/01—Chemical elements
- H01L2924/01078—Platinum [Pt]
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/01—Chemical elements
- H01L2924/01079—Gold [Au]
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/01—Chemical elements
- H01L2924/01082—Lead [Pb]
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/013—Alloys
- H01L2924/014—Solder alloys
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/10—Details of semiconductor or other solid state devices to be connected
- H01L2924/11—Device type
- H01L2924/14—Integrated circuits
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/15—Details of package parts other than the semiconductor or other solid state devices to be connected
- H01L2924/151—Die mounting substrate
- H01L2924/156—Material
- H01L2924/157—Material with a principal constituent of the material being a metal or a metalloid, e.g. boron [B], silicon [Si], germanium [Ge], arsenic [As], antimony [Sb], tellurium [Te] and polonium [Po], and alloys thereof
- H01L2924/15738—Material with a principal constituent of the material being a metal or a metalloid, e.g. boron [B], silicon [Si], germanium [Ge], arsenic [As], antimony [Sb], tellurium [Te] and polonium [Po], and alloys thereof the principal constituent melting at a temperature of greater than or equal to 950 C and less than 1550 C
- H01L2924/15747—Copper [Cu] as principal constituent
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/15—Details of package parts other than the semiconductor or other solid state devices to be connected
- H01L2924/181—Encapsulation
Abstract
Description
本発明は,封止樹脂とリードフレームとの密着性を向上させた樹脂封止型の半導体装置に用いられるリードフレームの部分貴金属めっき方法に関する。 The present invention relates to a partial noble metal plating method for a lead frame used in a resin-encapsulated semiconductor device having improved adhesion between a sealing resin and a lead frame.
従来より用いられている樹脂封止型の半導体装置(プラスチックリードフレームパッケージ)は、一般に図10(a)に示されるような構造であり、半導体素子1020を搭載するダイパッド部1011や周囲の回路との電気的接続を行うためのアウターリード部1013、アウターリード部1013に一体となったインナーリード部1012、該インナーリード部1012の先端部と半導体素子1020の電極パッド(端子)1021とを電気的に接続するためのワイヤ1030、半導体素子1020を封止して外界からの応力、汚染から守る樹脂1040等からなっており、半導体素子1020をリードフレーム1010のダイパッド1011部等に搭載した後に、樹脂1040により封止してパッケージとしたもので、半導体素子1020の電極パッド1021に対応できる数のインナーリード1012を必要とするものである。
そして、このような樹脂封止型の半導体装置の組立部材として用いられる(単層)リードフレーム1010は、一般には図10(b)に示すような構造のもので、半導体素子を搭載するためのダイパッド1011と、ダイパッド1011の周囲に設けられた半導体素子と結線するためのインナーリード1012、該インナーリード1012に連続して外部回路との結線を行うためのアウターリード1013、樹脂封止する際のダムとなるダムバー1014、リードフレーム1010全体を支持するフレーム(枠)部1015等を備えており、通常、コバール、42合金(42%ニッケル−鉄合金)、銅系合金のような導電性に優れた金属を用い、プレス法もしくはエッチング法により外形加工されていた。
半導体素子と結線するためのインナーリード1012のワイヤボンディング領域には、銀めっきが必要とされ、一般には、外形加工後に、必要部のみに銀めっきを部分的に施していた。
また、銀ペースト等を介して半導体素子をダイボンディングする側のダイパッド1011表面にも銀めっきを必要とし、銀めっきを施していた。
特に、インナーリード1012のワイヤボンデイング領域やダイパッド1011のダイボンディング領域等の銀めっきが必要な領域のみへの銀めっきを、部分銀めっきと言っている。
尚、図10(b)(イ)はリードフレーム1010の平面図で、図10(b)(ロ)は、図10(b)(イ)のF1−F2における断面図である。
Conventionally, a resin-encapsulated semiconductor device (plastic lead frame package) has a structure as shown in FIG. 10A, and includes a
A (single layer) lead frame 1010 used as an assembly member of such a resin-encapsulated semiconductor device generally has a structure as shown in FIG. 10B, and is used for mounting a semiconductor element. A
Silver plating is required for the wire bonding region of the inner lead 1012 for connecting to the semiconductor element. Generally, after the outer shape processing, only the necessary part is subjected to silver plating.
Further, the surface of the
In particular, silver plating only on regions that require silver plating, such as the wire bonding region of the inner lead 1012 and the die bonding region of the
10B and 10A are plan views of the lead frame 1010, and FIGS. 10B and 10B are cross-sectional views taken along line F1-F2 in FIGS. 10B and 10A.
銅合金で形成され、必要部分に銀めっきが施される半導体装置用リードフレームにおいては、従来、図9に示すように部分銀めっきの下地めっきとして、0.1〜0.3μm程度の厚さの銅(Cu)めっきを施した後に部分銀めっきが行われている。
そして、この部分銀めっきの際に、必要部以外に薄くついた銀をとる為に、電解剥離をし、次いで、銅部分の表面酸化、水酸化等による変色を防止する変色防止処理を行っていた。
銅合金製リードフレームの、このようにして設けられた銅下地めっきは、42合金(42%ニッケル−鉄合金)等鉄系のリードフレームの表面に銀めっきの下地めっきとして銅めっきを施した場合とは異なり、通常剥離作業は行うことはなく、リードフレームの表面に形成したまま使用していた。
しかしながら、このように処理された銅合金製リードフレームに対しても、最近、半導体装置組み立て工程及び実装工程で生じるパッケージのデラミネーションが問題視されるようになってきた。
そして、銅合金製リードフレームを用いた場合に発生する封止樹脂とダイパッド裏面間で生じるデラミネーションは、リードフレームの表面処理方法、組み立て条件等と密接な関係があることが分かってきた。
尚、一般に、デラミネーションとは、ICパッケージ内の界面、ICチップと封止樹脂間、タイボンディング剤とICチップ間、ダイパッド表面とダンボンディング剤間、封止樹脂とダイパッド裏面間等で生じる剥離を言うが、リードフレームが原因となるデラミネーションは、封止樹脂とダイパッド裏面間で生じるものであり、ICの信頼性を低下させ、IC組み立て工程や実装工程における良品率を低下させるため問題となっいた。
上記処理による銅合金製のリードフレームのデラミネーションは、IC組み立て工程中の加熱処理(工程)で銅合金表面に酸化膜が生じ、酸化膜と金属の間の密着強度が不十分であることが発生の原因と考えられている。
In a lead frame for a semiconductor device, which is formed of a copper alloy and is subjected to silver plating on a necessary portion, a thickness of about 0.1 to 0.3 μm is conventionally used as a base plating for partial silver plating as shown in FIG. After the copper (Cu) plating is performed, partial silver plating is performed.
And, in this partial silver plating, in order to remove thin silver other than the necessary part, electrolytic peeling is performed, and then a discoloration prevention treatment is performed to prevent discoloration due to surface oxidation, hydroxylation, etc. of the copper part. It was.
The copper base plating provided in this way for a copper alloy lead frame is the case where the surface of an iron-based lead frame such as 42 alloy (42% nickel-iron alloy) is subjected to copper plating as the base plating for silver plating. Unlike the conventional method, the peeling operation is not usually performed, and the film is used as it is formed on the surface of the lead frame.
However, recently, delamination of packages generated in the semiconductor device assembly process and the mounting process has been regarded as a problem for the copper alloy lead frame thus processed.
It has been found that the delamination generated between the sealing resin and the die pad back surface generated when using a copper alloy lead frame is closely related to the surface treatment method of the lead frame, assembly conditions, and the like.
In general, delamination means delamination that occurs at the interface in the IC package, between the IC chip and the sealing resin, between the tie bonding agent and the IC chip, between the die pad surface and the dan bonding agent, between the sealing resin and the back surface of the die pad, etc. However, the delamination caused by the lead frame occurs between the sealing resin and the backside of the die pad, which reduces the reliability of the IC and reduces the yield rate in the IC assembly process and mounting process. It became.
The delamination of the copper alloy lead frame by the above treatment may cause an oxide film on the surface of the copper alloy by the heat treatment (process) during the IC assembly process, and the adhesion strength between the oxide film and the metal is insufficient. It is considered the cause of the outbreak.
一方、封止樹脂とダイパッド裏面間、さらには封止樹脂とリードフレーム全面の間の密着強度を向上させ、デラミネーション発生を防止するためのリードフレームとして、特表平7−503103には、接着性を改善するためにクロムと亜鉛の混合体あるいはそれぞれの単体からなる薄い被膜で全面を被膜されたリードフレームが開示されている。
しかし、このリードフレームでは銀めっき部分も他の金属被膜で覆われるため、金ワイヤボンディングの安定性が劣るという問題があった。
On the other hand, as a lead frame for improving the adhesion strength between the sealing resin and the back surface of the die pad and between the sealing resin and the entire lead frame and preventing the occurrence of delamination, In order to improve the properties, a lead frame is disclosed in which the entire surface is coated with a mixture of chromium and zinc or a thin film made of a single substance of each.
However, this lead frame has a problem that the stability of gold wire bonding is inferior because the silver-plated portion is also covered with another metal film.
また、IC組み立て工程の条件は、組立を実施するICメーカーにより異なり、銅合金製リードフレームの表面酸化状態、酸化膜形成過程もメーカー毎に異なる為、リードフレームに起因するデラミネーションの発生状況がIC組み立てメーカーによって異なっていた。例えば、ベンゾトリアゾール系の被膜により、銅の酸化、水酸化による変色を防止する処理方法では、IC組み立て温度が低いメーカに対しては、デラミネーション防止効果が得られるが、IC組み立て温度が高いメーカではデラミネーション防止効果が得られない。このため、従来はデラミネーションに対する対策をIC組み立て条件に合わせて各メーカ毎に行っていたのが実状で、ICの組み立て条件によらず、リードフレームに起因するデラミネーションに対応できる手段が求められていた。 Also, the conditions of the IC assembly process vary depending on the IC manufacturer that performs the assembly, and the surface oxidation state of the copper alloy lead frame and the oxide film formation process also vary from manufacturer to manufacturer, so there is a situation where delamination occurs due to the lead frame. It was different depending on the IC assembly manufacturer. For example, a treatment method that prevents discoloration due to copper oxidation and hydroxylation with a benzotriazole-based coating can provide a delamination prevention effect for manufacturers with low IC assembly temperatures, but manufacturers with high IC assembly temperatures. However, the delamination prevention effect cannot be obtained. For this reason, conventionally, countermeasures against delamination have been taken for each manufacturer in accordance with the IC assembly conditions, and there is a need for means capable of dealing with delamination caused by the lead frame regardless of the IC assembly conditions. It was.
このように、銅合金製のリードフレームにおいては、リードフレームに起因した半導体装置(IC)におけるデラミネーションを防止し、ICの信頼性低下、IC組み立て工程、実装工程における良品率の低下を防止することが望まれており、特に、ICの組み立て条件によらず、リードフレームに起因するデラミネーションの発生を防止できるものが求められていた。
本発明は、このような状況のもと、ICの組み立て条件によらず、リードフレームに起因するデラミネーションの発生を防止でき、且つ、ボンディング性を損なわない銅合金製のリードフレームを製造する方法を提供しようとするものである。
As described above, in the lead frame made of copper alloy, delamination in the semiconductor device (IC) caused by the lead frame is prevented, and deterioration in the reliability of the IC, in the IC assembly process, and in the mounting process is prevented. In particular, there has been a demand for a device that can prevent the occurrence of delamination caused by the lead frame regardless of the IC assembly conditions.
Under such circumstances, the present invention is a method for manufacturing a lead frame made of a copper alloy that can prevent the occurrence of delamination caused by the lead frame and does not impair the bondability regardless of the assembly conditions of the IC. Is to provide.
本発明のリードフレームの部分貴金属めっき方法により作製されるリードフレームとしては、銅合金材からなり、ワイヤボンディング用ないしダイボンディング用の、銀、金、パラジウムの少なくとも1つからなる部分貴金属めっきが施された樹脂封止型の半導体装置用リードフレームであって、少なくとも封止樹脂と接する側の銅部表面の全部ないし所定の部分に銀、金、白金、パラジウムの少なくとも1つからなる薄い貴金属めっきが施されていることを特徴とするものが挙げられる。
そして、上記において、薄い貴金属めっきの厚みが0.5μm以下、0.001μm以上であることを特徴とするものが挙げられる。
そしてまた、上記における部分貴金属めっきは部分銀めっきであり、且つ、薄い貴金属めっきが薄い銀めっきであることを特徴とするものが挙げられる。
尚、銅合金を素材とするリードフレームにおいては、部分銀めっきの下地めっきとして0.1〜0.3μm程度の厚さの銅めっきを形成した上に、部分銀めっきを施すのが一般的である。
The lead frame produced by the method of partially precious metal plating of the lead frame of the present invention is made of a copper alloy material, and is subjected to partial precious metal plating made of at least one of silver, gold, and palladium for wire bonding or die bonding. A resin-encapsulated lead frame for a semiconductor device, which is a thin noble metal plating made of at least one of silver, gold, platinum, and palladium on all or a predetermined portion of the surface of the copper portion in contact with the sealing resin The thing characterized by having been given is mentioned.
And in the above, what is characterized by the thickness of thin noble metal plating being 0.5 micrometer or less and 0.001 micrometer or more is mentioned.
Moreover, the partial noble metal plating in the above is partial silver plating, and the thin noble metal plating is thin silver plating.
In a lead frame made of a copper alloy, it is common to form a partial silver plating after forming a copper plating with a thickness of about 0.1 to 0.3 μm as a base plating for the partial silver plating. is there.
本発明のリードフレームの部分貴金属めっき方法は、銅合金材からなり、ワイヤボンディング用ないしダイボンディング用の、銀、金、パラジウムの少なくとも1つからなる部分貴金属めっきが施され、且つ、少なくとも封止樹脂と接する側の銅部表面の全部ないし所定の部分に、銀、金、白金、パラジウムの少なくとも1つからなる薄い貴金属めっきが施されている樹脂封止型の半導体装置用リードフレームの部分貴金属めっき法であって、少なくとも、順に、(A)外形加工された銅合金からなるリードフレーム素材の表面に銅めっきを施す工程と、(B)銅めっきが施されたリードフレームの表面の全部ないし所定の部分に薄い貴金属めっきを施す工程と、(C)部分貴金属めっきを施す工程とを有することを特徴とするものである。
そして、上記において、薄い貴金属めっきは、電解めっきないし無電解めっきにより施されることを特徴とするものである。
そしてまた、上記において、部分貴金属めっきは部分銀めっきであり、且つ、薄い貴金属めっきが薄い銀めっきであることを特徴とするものである。
The lead frame partial noble metal plating method of the present invention is made of a copper alloy material, subjected to partial noble metal plating made of at least one of silver, gold, and palladium for wire bonding or die bonding, and at least sealing. Resin-encapsulated lead frame for a semiconductor device lead frame in which a thin noble metal plating made of at least one of silver, gold, platinum, and palladium is applied to all or a predetermined portion of the surface of the copper portion in contact with the resin A plating method, at least in order, (A) a step of copper plating on the surface of a lead frame material made of a copper alloy that has undergone external processing, and (B) the entire surface of the lead frame that has been subjected to copper plating. The method includes a step of performing thin noble metal plating on a predetermined portion and a step of performing (C) partial noble metal plating.
In the above, the thin noble metal plating is performed by electrolytic plating or electroless plating.
In the above, the partial noble metal plating is partial silver plating, and the thin noble metal plating is thin silver plating.
本発明のリードフレームの部分貴金属めっき方法により作製されるリードフレームを用いた半導体装置としては、銅合金材からなり、ワイヤボンディング用ないしダイボンディング用の、銀、金、パラジウムの少なくとも1つからなる部分貴金属めっきが施された樹脂封止型の半導体装置用リードフレームで、且つ、少なくとも封止樹脂と接する側の銅部表面の全部ないし所定の部分に銀、金、白金、パラジウムの少なくとも1つからなる薄い貴金属めっきが施されているリードフレームを、用いた半導体装置であって、少なくとも封止用樹脂と接するリードフレーム表面の全部ないし所定の部分の銅酸化膜形成領域において、貴金属の濃度が、X線光電子分光による測定で、0.1原子%以上〜20原子%未満であるものが挙げられる。 The semiconductor device using the lead frame produced by the method of partially precious metal plating of the lead frame of the present invention is made of a copper alloy material, and is made of at least one of silver, gold, and palladium for wire bonding or die bonding. At least one of silver, gold, platinum, and palladium on a resin-encapsulated semiconductor device lead frame that has been subjected to partial precious metal plating and at least a predetermined portion of the surface of the copper portion that is in contact with the sealing resin. A semiconductor device using a lead frame on which a thin noble metal plating is formed, wherein the concentration of the noble metal is at least in the entire surface of the lead frame in contact with the sealing resin or in a predetermined portion of the copper oxide film formation region. And those measured by X-ray photoelectron spectroscopy that are 0.1 atomic% or more and less than 20 atomic%.
(作用)
本発明のリードフレームの部分貴金属めっき方法により作製されるリードフレームは、上記のような構成にすることにより、ICの組み立て条件によらず、リードフレームに起因する半導体装置における封止樹脂のデラミネーションの発生を防止でき、且つ、ボンデイング性を損なわない銅合金製のリードフレームの提供を可能としている。
詳しくは、少なくとも封止樹脂と接する側の銅部表面の全部ないし所定の部分に銀、金、白金、パラジウムの少なくとも1つからなる薄い貴金属めっきが施されていることにより、薄い貴金属めっきが施された箇所においては、銅の表面に施された薄い貴金属めっきは銅の酸化を抑えて、酸化膜厚を低減するとともに、酸化膜生成の際にはCuOよりCu2 Oの生成を優先させるため、酸化膜自体が破壊されにくくなり、封止樹脂とのデラミネーションの発生を抑えることができるのである。
特に、半導体素子を搭載するダイバッドの裏面の銅部表面にのみ貴金属の薄いめっきを施してもその効果は大きい。
薄い貴金属めっきが銅表面に施されると、該貴金属はIC組み立て工程中における加熱により銅酸化膜内部に拡散するため、銅の酸化膜破壊強度を向上させるとともに、本来、封止樹脂との密着性が劣る貴金属の特質をカバーすることができる。
そして、薄い貴金属めっきの厚みを0.5μm以下、0.001μm以上としていることにより、適切な厚みとしている。薄い貴金属めっきの厚みが0.001μmより薄いと上記効果が得られず、厚みを0.5μmより厚くするとめっき時間と費用がかかるばかりでなく、IC組み立て工程で貴金属が銅酸化膜内部に十分に拡散しないため封止樹脂との密着強度が劣化すると考えられる。
また、本発明のリードフレームの部分貴金属めっき方法により作製されるリードフレームにおいては、構造上金ワイボンディング性に悪影響を与えることはない。
本発明のリードフレームの部分貴金属めっき方法により作製されるリードフレームのはんだめっき性については、はんだめっきの前処理として行われる酸洗浄や化学研磨処理によって銅酸化膜が除去されるため、従来のリードフレームと変わることはなく、良好となる。
また、部分貴金属めっきは、部分銀めっきであり、且つ、薄い貴金属めっきが薄い銀めっきであることにより、従来使用されている電解めっき方法や無電解めっき方法により、比較的簡単にめっきを安定的に行うことができ、生産コストを下げることができる。
(Function)
The lead frame produced by the partial noble metal plating method of the lead frame of the present invention is configured as described above, so that the delamination of the sealing resin in the semiconductor device caused by the lead frame, regardless of the assembly conditions of the IC. It is possible to provide a lead frame made of a copper alloy that can prevent the occurrence of the above and that does not impair the bonding property.
Specifically, at least all of the copper surface on the side in contact with the sealing resin or a predetermined portion is subjected to thin noble metal plating made of at least one of silver, gold, platinum, and palladium. In these places, the thin noble metal plating applied to the copper surface suppresses the oxidation of copper, reduces the oxide film thickness, and prioritizes the generation of Cu 2 O over CuO when forming the oxide film. Thus, the oxide film itself is less likely to be destroyed, and the occurrence of delamination with the sealing resin can be suppressed.
In particular, the effect is large even if a thin noble metal plating is applied only to the copper surface on the back surface of the die pad on which the semiconductor element is mounted.
When a thin noble metal plating is applied to the copper surface, the noble metal diffuses into the copper oxide film by heating during the IC assembly process, thereby improving the copper oxide film breakage strength and inherently adhering to the sealing resin. It can cover the characteristics of precious metals that are inferior.
The thickness of the thin noble metal plating is 0.5 μm or less and 0.001 μm or more, so that the thickness is appropriate. If the thickness of the thin precious metal plating is less than 0.001 μm, the above effect cannot be obtained, and if the thickness is thicker than 0.5 μm, not only the plating time and cost are required, but also the precious metal is sufficiently contained inside the copper oxide film in the IC assembly process. It is considered that the adhesion strength with the sealing resin deteriorates because it does not diffuse.
In addition, the lead frame produced by the method of partially precious metal plating of the lead frame of the present invention does not adversely affect the gold-wire bonding property in terms of structure.
With respect to the solder plating property of the lead frame produced by the partial noble metal plating method of the lead frame of the present invention, the copper oxide film is removed by the acid cleaning or chemical polishing treatment performed as a pretreatment of the solder plating. It does not change with the frame and is good.
In addition, partial precious metal plating is partial silver plating, and thin precious metal plating is thin silver plating, so that plating can be performed relatively easily and easily by conventional electrolytic plating methods and electroless plating methods. The production cost can be reduced.
本発明のリードフレームの部分貴金属めっき方法は、上記のような構成にすることにより、上記のような、ICの組み立て条件によらず、リードフレームに起因する半導体装置における封止樹脂のデラミネーションの発生を防止でき、且つ、ボンデイング性を損なわない銅合金製のリードフレームを製造する、製造方法の提供を可能とするものである。
具体的には、少なくとも、順に、(A)外形加工された銅合金からなるリードフレーム素材の表面に銅めっきを施す工程と、(B)銅めっきが施されたリードフレームの表面の全部ないし所定の部分に薄い貴金属めっきを施す工程と、(C)部分貴金属めっきを施す工程とを有することにより、薄い貴金属めっきを部分貴金属めっきに影響されずに銅めっき表面に形成することを可能としている。
そして、電解めっきないし無電解めっきにより、薄い貴金属めっきを施すことにより、薄い貴金属めっきの膜厚の制御を簡単なものとしている。
尚、上記において、薄い貴金属めっきを、リードフレームの部分貴金属めっきが施される領域を含め、リードフレーム全体に施す場合には、薄い貴金属めっきの被膜生成作業を簡単なものとできる。
そしてまた、部分貴金属めっきとして部分銀めっきを用い、且つ、薄い貴金属めっきとして薄い銀めっきを施すことにより、従来使用されている電解めっき方法や無電解めっき方法により、比較的簡単にめっきを安定的に行うことができるもおのとしてきる。
同時に、金めっきや白金めっきに比べ生産コストを下げることができる。
In the lead frame partial noble metal plating method of the present invention, the delamination of the sealing resin in the semiconductor device caused by the lead frame is performed regardless of the IC assembly conditions as described above by adopting the above configuration. It is possible to provide a manufacturing method for manufacturing a lead frame made of a copper alloy that can be prevented from occurring and does not impair bonding properties.
Specifically, at least, in order, (A) a step of copper plating on the surface of a lead frame material made of a copper alloy that has undergone external processing, and (B) the entire surface of the lead frame that has been subjected to copper plating or a predetermined amount. By having a step of applying a thin noble metal plating to this portion and a step of (C) applying a partial noble metal plating, it is possible to form a thin noble metal plating on the copper plating surface without being affected by the partial noble metal plating.
Then, by applying thin noble metal plating by electrolytic plating or electroless plating, the control of the film thickness of the thin noble metal plating is simplified.
In the above, when the thin noble metal plating is applied to the entire lead frame including the region where the partial noble metal plating of the lead frame is applied, the operation of generating the thin noble metal plating film can be simplified.
In addition, by using partial silver plating as the partial noble metal plating and thin silver plating as the thin noble metal plating, it is possible to stabilize the plating relatively easily by the electroplating method and the electroless plating method which are conventionally used. It can be done as well.
At the same time, production costs can be reduced compared to gold plating and platinum plating.
本発明のリードフレームの部分貴金属めっき方法により作製されるリードフレームを用いた半導体装置は、上記本発明のリードフレームの部分貴金属めっき方法により作製されるリードフレームを用いることにより、ワイヤボンディング工程における熱処理等を経て、封止用樹脂と接するリードフレーム表面の全部ないし所定の部分に、銀、金、パラジウム、白金の少なくとも1つと銅酸化膜からなる領域をもつ表面部を形成でき、これにより、封止樹脂と接する部分の剥離を防止できるものとしている。
そして、封止用樹脂と接するリードフレーム表面の全部ないし所定の部分の銅酸化膜形成領域において、貴金属の濃度が、X線光電子分光による測定で、0.1原子%以上であることにより、銅酸化膜のないし銅酸化膜と銅合金との境での破壊強度を充分なものとでき、20原子%未満であることにより、封止樹脂との密着性が劣る貴金属の特質をカバーすることができ、銅酸化膜と封止樹脂との密着性を充分なものとできる。
The semiconductor device using the lead frame manufactured by the method of partially precious metal plating of the lead frame of the present invention uses the lead frame manufactured by the method of partial precious metal plating of the lead frame of the present invention, thereby performing heat treatment in the wire bonding process. Through the above, a surface portion having a region composed of at least one of silver, gold, palladium, platinum and a copper oxide film can be formed on all or a predetermined portion of the lead frame surface in contact with the sealing resin. It is assumed that peeling of the portion in contact with the stop resin can be prevented.
Then, in the entire region of the lead frame in contact with the sealing resin or in a predetermined portion of the copper oxide film forming region, the concentration of the noble metal is 0.1 atomic% or more as measured by X-ray photoelectron spectroscopy. The fracture strength at the boundary between the oxide film or the copper oxide film and the copper alloy can be made sufficient, and when it is less than 20 atomic%, it can cover the characteristics of noble metals with poor adhesion to the sealing resin. The adhesion between the copper oxide film and the sealing resin can be made sufficient.
本発明は、上記のように、ICの組み立て条件によらず、リードフレームに起因するデラミネーションの発生を防止でき、且つ、ボンディング性を損なわない、銅合金製のリードフレームを用いた半導体装置の提供を可能としており、同時に、そのような半導体装置に用いられるリードフレームを製造する方法の提供を可能としている。
そしてまた、本発明のリードフレームの部分貴金属めっき方法は、特に、薄い貴金属めっきを均一性良く所定の厚さに形成できるものとしている。
As described above, the present invention provides a semiconductor device using a copper alloy lead frame that can prevent the occurrence of delamination caused by the lead frame and does not impair the bondability regardless of the IC assembly conditions. At the same time, it is possible to provide a method for manufacturing a lead frame used in such a semiconductor device.
In addition, the lead frame partial noble metal plating method of the present invention is particularly capable of forming a thin noble metal plating to a predetermined thickness with good uniformity.
本発明の実施の形態例を以下、図にそって説明する。
先ず、本発明のリードフレームの部分貴金属めっき方法により作製されるリードフレームの参考実施例1を挙げる。
図1は参考実施例1のリードフレームを示したもので、図1(b)はその平面図を、図1(a)はA1−A2における断面の要部拡大図である。
図1中、110はリードフレーム、111はダイパッド、112はインナーリード、113はアウターリード、114はダムバー、115はフレーム、116は吊りバー、120はリードフレーム素材(銅合金)、130は銅めっき、140は部分銀めっき、150は薄い銀めっきである。
本参考実施例のリードフレーム110は、厚さ0.15mmの銅合金材(古河電気工業株式会社製EFTEC64T−1/2H材)からエッチング加工により図1(b)のような形状に外形加工されたリードフレーム素材120に対し、銅めっき130を全面に施してから、この上に所定の領域にのみに部分銀めっき140を施し、さらに全面に薄い銀めっき150を施したものである。
本参考実施例においては、銅めっき厚を0.1μm、部分銀めっき厚を3μm、薄い銀めっき厚を0.01μmとしたが、銅めっき厚としては、0.1〜0.3μm、部分めっき厚としては1.5〜10μm、薄いめっき厚としては0.001〜0.5μmが好ましい。また、リードフレーム素材として古河電気工業株式会社製の銅合金EFTEC64T−1/2H材を用いているが、本発明はこれに限定されることはなく、他の銅合金でも良い。
Embodiments of the present invention will be described below with reference to the drawings.
First, Reference Example 1 of a lead frame manufactured by the method of partially precious metal plating of the lead frame of the present invention will be described.
1A and 1B show a lead frame of Reference Example 1. FIG. 1B is a plan view of the lead frame, and FIG.
In FIG. 1, 110 is a lead frame, 111 is a die pad, 112 is an inner lead, 113 is an outer lead, 114 is a dam bar, 115 is a frame, 116 is a suspension bar, 120 is a lead frame material (copper alloy), and 130 is copper plating. , 140 is partial silver plating, and 150 is thin silver plating.
The
In this reference example, the copper plating thickness was 0.1 μm, the partial silver plating thickness was 3 μm, and the thin silver plating thickness was 0.01 μm, but the copper plating thickness was 0.1 to 0.3 μm, partial plating. The thickness is preferably 1.5 to 10 μm, and the thin plating thickness is preferably 0.001 to 0.5 μm. Moreover, although the copper alloy EFTEC64T-1 / 2H material by Furukawa Electric Co., Ltd. is used as the lead frame material, the present invention is not limited to this, and other copper alloys may be used.
本参考実施例のリードフレームは、図9に示す従来のリードフレームのように、外形加工されたリードフレーム素材120に対し、銅めっき130を全面に施してから、この上に所定の領域にのみに部分銀めっき140を施しただけのものとは異なり、薄い銀めっき150を設けているものであり、薄い銀めっき150設けていることにより、銅めっき130の酸化を抑えて、酸化膜厚を低減するとともに、酸化の際にはCuOよりCu2 Oの生成を優先させるため、酸化膜自体が破壊されにくくなり、半導体装置を作製した場合には封止樹脂とのデラミネーションの発生を抑えることができるものとしている。
In the lead frame of the present embodiment, as in the conventional lead frame shown in FIG. 9, the
本参考実施例のリードフレームを用いて半導体装置(ICパッケージ)を作製する工程を図5を用いて簡単に説明しておく。
先ず、図1に示す本参考実施例のリードフレーム110のダイパッド111を、ダウンセット加工し(図5(a))、ダイパッド111上に銀ペースト170を介して半導体素子160を接合する。(図5(b))
次いで、銀ペースト170を加熱キュアした後、半導体素子160の電極パッド(端子)161とリードフレーム110の部分銀めっき140が施されたインナーリード112の先端とをワイヤ(金線)180でワイヤボンディングして電気的に結線する。(図5(c))
次いで、樹脂封止、ダムバーの除去、アウターリードのフォーミング処理、半田めっきを経て、半導体装置200を得る。(図5(d))
以上の工程を経て、図1に示すリードフレーム110表面の銅めっき130、ないしリードフレーム素材(銅合金)120の一部は酸化され、図5(c)に示す銅酸化膜130Aを形成する。
これと同時に、図1に示す銅めっき130上の薄い銀めっき150は、銅酸化膜130Aおよびリードフレーム素材(銅合金)120中へ拡散される。
A process of manufacturing a semiconductor device (IC package) using the lead frame of the present embodiment will be briefly described with reference to FIG.
First, the
Next, after the
Next, the
Through the above steps, the copper plating 130 on the surface of the
At the same time, thin silver plating 150 on copper plating 130 shown in FIG. 1 is diffused into
上記本参考実施例のリードフレームを用いた半導体装置200の作製方法においては、図5(c)の段階で、加熱されたことによってダイパッド111における銅の表面では、X線光電子分光(ESCA)で観察すると、図6(a)ないし図6(b)に示すようになっている。
尚、図6中、130Aは銅酸化膜、150Aは拡散された銀の存在領域、120はリードフレーム素材、120aは銅合金を示している。
図1に示す薄い銀めっき150の銀は、銅酸化膜130A及び銅リードフレーム素材(銅合金)中に拡散され、図6(a)に示すように、銅酸化膜領域130A全体と銅合金120aの一部にAgが拡散される。銅酸化膜領域130Aは、CuO130Abを表面側にして、CuO130AbとCu2 O130Aaを形成する。
更に、Agの拡散を進めると、Agは銅合金の内側へ移動し、図6(b)に示すように、拡散されたAgは表面部にはほとんど無い状態となる。
薄い銀膜150の厚さ、加熱条件を変えることにより、銅酸化膜の内側に銀が拡散している状態が異なり、薄い銀膜150の厚さがある程度厚く、加熱条件が温和である場合には酸化膜のほぼ全面までに銀が拡散する傾向にあって、銀めっきが薄く、加熱条件が厳しい場合には、銅酸化膜の内部深くに銀が拡散している状態となり易い。銀の拡散は酸化膜のみならずリードフレーム素材(銅合金)120まで及ぶ場合もあるまた、薄い銀めっき150の厚さと加熱条件が適当である場合には、ESCA等による表面観察によると、銅酸化膜の成分がその表面においても亜酸化銅Cu2 Oである状態が得られる。
In the method of manufacturing the
In FIG. 6, 130A represents a copper oxide film, 150A represents a diffused silver existing region, 120 represents a lead frame material, and 120a represents a copper alloy.
Silver in the thin silver plating 150 shown in FIG. 1 is diffused into the
When the diffusion of Ag further proceeds, the Ag moves to the inside of the copper alloy, and as shown in FIG. 6B, the diffused Ag becomes almost in the surface portion.
When the thickness of the
これに対し、図5に示す工程と同じ工程にて、従来の図9に示す、銅めっきと部分銀めっきのみを施したリードフレームを用い、半導体装置を作製した場合には、図5(c)に相当する工程での銅の酸化状態は図6(c)のようになる。
従来の図9に示すリードフレームの場合には、銅表面に薄い銀めっきが施されていないため、銅の酸化は速く、結果的に酸化膜厚は、本実例の場合と比べ、厚くなり、且つ、銀の拡散が無いため、本実施例のリードフレームを用いた場合に比べ、CuOよりCu2 Oの生成が優先されることはない。
On the other hand, when a semiconductor device is manufactured by using the lead frame on which only copper plating and partial silver plating are applied as shown in FIG. 9 in the same process as that shown in FIG. The oxidation state of copper in the process corresponding to () is as shown in FIG.
In the case of the conventional lead frame shown in FIG. 9, since the copper surface is not subjected to thin silver plating, the oxidation of copper is fast, and as a result, the oxide film thickness is thicker than in this example, In addition, since there is no silver diffusion, the production of Cu 2 O is not prioritized over CuO as compared to the case where the lead frame of this embodiment is used.
図6より、本参考実施例のリードフレーム110は、薄い銀めっき140を設けたことにより、図5(c)の工程における、酸化膜の形成を抑えており、薄い銀めっき140を設けていない従来の場合に比べ、酸化膜厚を低減していることが分かる。
また、本参考実施例のリードフレーム110の場合、酸化膜生成の際、CuOよりCu2 Oの生成を優先させるため、酸化膜自体が破壊されにくくしており、結果として、樹脂封止した際には、封止樹脂とのデラミネーションの発生を抑えることができるものとしている。
As shown in FIG. 6, the
In addition, in the case of the
別に、参考実施例1の変形例として、薄い銀めっきの厚さをそれぞれ、0.001μm、0.01μm、0.5μmとしたものを作製したが、参考実施例1と合わせ、以下の表1のように、これらのリードフレームのダイパッド裏面の銅酸化膜の密着性、封止樹脂密着強度は評価された。
尚、ダイパッド裏面の銅酸化膜の密着性は、リードフレームをワイヤボンディング想定加熱条件280°C、3分間にて加熱し、ダイパッド裏面の酸化膜密着強度をテープピーリング法により調べ、剥離なしを可(○)とし、剥離ありを不可(×)とした。
封止樹脂密着強度は、封止樹脂密着強度評価用の専用フレーム(ベタ状板)に実施例1、各変形例と同じ表面処理を施したものと、従来と同じ表面処理を施したものを比較テストした。但し、両者とも部分銀めっき処理は施していない。
これらの専用フレームをワイヤボンディング想定加熱条件280°C、3分間の条件で加熱した後、銅合金材面に一定面積の封止樹脂を成形し、シエア法により密着強度を測定した。
判定は、2.0N/mm2 以上を可(○)とし、2.0N/mm2 未満を不可(×)とした。
尚、比較例としては、本参考実施例における薄い銀めっきの厚さを1.0μmとしたものを挙げた。
従来例は、本参考実施例において薄い銀めっきを施さないものである。
(表1)
┌───────────────┬─────────────────┐
│ │薄い銀めっき厚 │ダイパッド裏面の│ 封止樹脂密着性│
│ │ 〔μm〕 │銅酸化膜密着性│ │
├──────┼────────┼────────┼────────┤
│ 変形例1│ 0.001 │ ○ │ ○ │
├──────┼────────┼────────┼────────┤
│参考実施例1│ 0.01 │ ○ │ ○ │
├──────┼────────┼────────┼────────┤
│ 変形例2 │ 0.1 │ ○ │ ○ │
├──────┼────────┼────────┼────────┤
│ 変形例3 │ 0.5 │ ○ │ ○ │
├──────┼────────┼────────┼────────┤
│ 比較例1 │ 1.0 │ ○ │ × │
├──────┼────────┼────────┼────────┤
│ 比較例2 │薄い銀めっきなし│ × │ × │
│ (従来例)│ │ │ │
└──────┴────────┴────────┴────────┘
Separately, as modifications of Reference Example 1, thin silver plating thicknesses of 0.001 μm, 0.01 μm, and 0.5 μm were prepared. Thus, the adhesion of the copper oxide film on the back surface of the die pad of these lead frames and the sealing resin adhesion strength were evaluated.
The adhesion of the copper oxide film on the backside of the die pad can be achieved by heating the lead frame at 280 ° C for 3 minutes, assuming the wire bonding heating condition, and examining the adhesion strength of the oxide film on the backside of the die pad by the tape peeling method. (○), and no peeling (×).
The sealing resin adhesion strength is obtained by applying the same surface treatment as that of Example 1 and each modification to the dedicated frame (solid plate) for evaluation of the sealing resin adhesion strength and the same surface treatment as before. A comparative test was performed. However, both are not subjected to partial silver plating treatment.
These dedicated frames were heated under the assumption of wire bonding at 280 ° C. for 3 minutes, and then a sealing resin having a certain area was molded on the copper alloy material surface, and the adhesion strength was measured by the shear method.
Judgment made 2.0N / mm2 or more possible (good), and less than 2.0N / mm2 impossible (x).
In addition, as a comparative example, the thin silver plating thickness in this reference example was 1.0 μm.
The conventional example is one in which thin silver plating is not applied in this reference example.
(Table 1)
┌───────────────┬─────────────────┐
│ │Thin silver plating │Die pad back surface│ Sealing resin adhesion │
│ │ [μm] │Copper oxide film adhesion│ │
├──────┼────────┼────────┼────────┤
│
├──────┼────────┼────────┼────────┤
│Reference Example 1│ 0.01 │ ○ │ ○ │
├──────┼────────┼────────┼────────┤
│
├──────┼────────┼────────┼────────┤
│
├──────┼────────┼────────┼────────┤
│ Comparative Example 1 │ 1.0 │ ○ │ × │
├──────┼────────┼────────┼────────┤
│ Comparative Example 2 │ Without thin silver plating │ × │ × │
│ (Conventional example) │ │ │ │
└──────┴────────┴────────┴────────┘
参考実施例では薄い銀めっきは所定の部分銀めっき後に全面に施している例を示したが、ICパッケージのデラミネーション防止には効果的な部分、例えば、ダイパッド裏面への薄い部分銀めっきのみでもデラミネーション防止(酸化剥離防止)に対して効果を示すことは言うまでもない。 In the reference example, an example in which thin silver plating is applied to the entire surface after predetermined partial silver plating has been shown, but an effective part for preventing delamination of an IC package, for example, only thin partial silver plating on the back surface of a die pad Needless to say, it has an effect on delamination prevention (oxidation peeling prevention).
次に参考実施例2のリードフレームを挙げる。
図2は参考実施例2のリードフレームを示したもので、図2(b)はその平面図を、図2(a)はB1−B2における断面の要部拡大図である。
図2中、110はリードフレーム、111はダイパッド、112はインナーリード、113はアウターリード、114はダムバー、115はフレーム、120はリードフレーム素材(銅合金)、130は銅めっき、140は部分銀めっき、150は薄い銀めっきである。
本参考実施例のリードフレーム110は、厚さ0.15mmの銅合金材(古河電気工業株式会社製EFTEC64T−1/2H材)からエッチング加工により図1(b)のような形状に外形加工されたリードフレーム素材120に対し、銅めっき130を全面に施し、この上全面に薄い銀めっき150を施し、更にこの上に所定の領域にのみに部分銀めっき140を施したものである。
本参考実施例においては、銅めっき厚を0.1μm、薄い銀めっき厚を0.01μm、部分銀めっき厚を3μm、としたが、実施例1のリードフレームと同様、銅めっき厚としては、0.1〜0.3μm、部分めっき厚としては1.5〜10μm、薄いめっき厚としては0.001〜0.5μmが好ましい。
また、参考実施例1と同様に、リードフレーム素材として古河電気工業株式会社製の銅合金EFTEC64T−1/2H材を用いているが、これに限定されることはなく、他の銅合金でも良い。
尚、薄い銀めっきを設けたことによる、ダイパッド裏面の銅酸化膜の密着性、封止樹脂密着強度の評価による結果は、実施例1の場合と同様であった。
Next, the lead frame of Reference Example 2 will be described.
2 shows a lead frame of Reference Example 2. FIG. 2 (b) is a plan view thereof, and FIG. 2 (a) is an enlarged view of a main part of a cross section taken along B1-B2.
In FIG. 2, 110 is a lead frame, 111 is a die pad, 112 is an inner lead, 113 is an outer lead, 114 is a dam bar, 115 is a frame, 120 is a lead frame material (copper alloy), 130 is copper plating, and 140 is partial silver. Plating 150 is a thin silver plating.
The
In this reference example, the copper plating thickness was 0.1 μm, the thin silver plating thickness was 0.01 μm, and the partial silver plating thickness was 3 μm. However, like the lead frame of Example 1, as the copper plating thickness, 0.1 to 0.3 μm, the partial plating thickness is preferably 1.5 to 10 μm, and the thin plating thickness is preferably 0.001 to 0.5 μm.
Further, as in Reference Example 1, a copper alloy EFTEC64T-1 / 2H material manufactured by Furukawa Electric Co., Ltd. is used as a lead frame material, but the present invention is not limited to this, and other copper alloys may be used. .
In addition, the result by evaluation of the adhesiveness of the copper oxide film of the die pad back surface and sealing resin adhesion strength by providing thin silver plating was the same as that of the case of Example 1.
次に、リードフレームの部分貴金属めっき方法を説明する。
先ず、参考実施例のリードフレームの部分貴金属めっき方法を挙げ、図3に基づいて説明する。
本参考実施例は、前記参考実施例1のリードフレームを作製する製造方法である。
先ず、外形加工された銅合金からなるリードフレーム110Aに対し、めっき前処理を施したものを用意し(図3(a))、この表面全体に銅めっき130を0.1μmの厚さで施した。(図3(b))
めっき前処理としては、エッチングにて外形加工された銅合金からなるリードフレーム110Aの全面をアルカリ水溶液で電解脱脂し、純水で洗浄した後、酸性液で表面に形成されている酸化膜を除去する酸活性化処理を行い、リードフレーム素材120である銅合金の表面を活性化して、再度純水で洗浄した。
銅めっきは、液温50°Cで20秒程度シアン化銅めっきを行い、約0.1μmの厚さに形成した。
次いで、銅めっき130が施されたリードフレーム110の所定の部分にのみ部分銀めっき140を3.0μm厚さで施した。(図3(c))
部分銀めっき140は、通常、リードフレームの半導体素子を搭載する側のダイパッド部、半導体素子とワイヤボンディングするインナーリード先端領域のみを露出させるようにマスキング治具で覆い、リードフレームを陰極として、めっき液をノズルより噴射により吹きかける方式の部分めっきにより行うが、この際、所定の部分以外の部分に不要な薄い銀めっきが形成されてしまうことが多々ある。
この不要な薄い銀めっき部分を銀モレ部140Aと言っている。この為、後述する薄い銀めっき150を均一に形成するために、銀モレ部140A部を電解剥離により除去した。(図3(d))
電解剥離により銀モレ部140Aを除去した後、リードフレームの露出している銅めっき表面、部分銀めっき表面全体に、更に薄い銀めっき150を0.01の厚さで形成した。(図3(e))
このようにして、上記参考実施例1のリードフレームが形成できる。
Next, a method for partially precious metal plating of the lead frame will be described.
First, the lead frame partial noble metal plating method of the reference embodiment will be described and described with reference to FIG.
This reference example is a manufacturing method for producing the lead frame of the reference example 1.
First, an externally processed lead frame 110A made of a copper alloy is prepared by performing a pre-plating process (FIG. 3A), and a copper plating 130 is applied to the entire surface to a thickness of 0.1 μm. did. (Fig. 3 (b))
Pre-plating treatment includes electrolytically degreasing the entire surface of the lead frame 110A made of a copper alloy whose outer shape has been processed by etching with an alkaline aqueous solution, washing with pure water, and then removing the oxide film formed on the surface with an acidic solution. The surface of the copper alloy that is the
For copper plating, copper cyanide plating was performed at a liquid temperature of 50 ° C. for about 20 seconds to form a thickness of about 0.1 μm.
Next,
The
This unnecessary thin silver plating portion is referred to as a silver mole portion 140A. For this reason, in order to form the thin silver plating 150 mentioned later uniformly, the silver mole part 140A part was removed by electrolytic peeling. (Fig. 3 (d))
After removing the silver mole 140A by electrolytic peeling, a
In this way, the lead frame of the reference example 1 can be formed.
次に、本発明のリードフレームの部分貴金属めっき方法の実施例を挙げ、図4に基づいて簡単に説明する。
本実施例は、前記参考実施例2のリードフレームを作製する製造方法であり、実施例1のリードフレームの部分めっき方法と異なり、銀めっきを施す前に薄い銀めっきを施すものである。
先ず、外形加工された銅合金からなるリードフレーム110Aに対し、めっき前処理を施したものを用意し(図4(a))、この表面全体に銅めっき130を0.1μmの厚さで施した。(図4(b))
次いで、銅めっき130が施されたリードフレーム110A全面に薄い銀めっき150を0.01μmの厚さで施した。(図4(c))
この後、薄い銀めっき150が施されたリードフレーム110Aの所定の部分にのみ部分銀めっき140を3.0μm厚さで施した。(図3(c))
めっき前処理、銅めっき、銀めっき等は参考実施例の方法と同様にして行った。
Next, an example of the lead frame partial noble metal plating method of the present invention will be given and briefly described with reference to FIG.
This embodiment is a manufacturing method for producing the lead frame of the
First, a lead frame 110A made of an externally processed copper alloy is prepared by subjecting it to a pre-plating treatment (FIG. 4A), and copper plating 130 is applied to the entire surface to a thickness of 0.1 μm. did. (Fig. 4 (b))
Next, a
Thereafter,
Plating pretreatment, copper plating, silver plating and the like were performed in the same manner as in the reference example.
次に、参考実施例の半導体装置を挙げ、図にそって説明する。
参考実施例1の半導体装置は、上記参考実施例1のリードフレームを用いたもので、図5に示すように、ワイヤボンディング工程、樹脂封止工程を経て作製されたものである。 図7はその概略断面図である。
参考実施例2の半導体装置は、上記参考実施例2のリードフレームを用いたもので、参考実施例1と同様に、ワイヤボンディング工程、樹脂封止工程を経て作製されたものであるが、外見上は、図7に示す参考実施例1と同じであるが、表面の銅酸化膜130Aの厚さや、拡散された銀の存在する領域が異なる。
参考実施例1、参考実施例2の半導体装置とも、デラミネーションの発生は見られなかった。
Next, a semiconductor device according to a reference example will be described and described with reference to the drawings.
The semiconductor device of Reference Example 1 uses the lead frame of Reference Example 1 and is manufactured through a wire bonding process and a resin sealing process as shown in FIG. FIG. 7 is a schematic sectional view thereof.
The semiconductor device of Reference Example 2 uses the lead frame of Reference Example 2 and is manufactured through a wire bonding process and a resin sealing process as in Reference Example 1. The above is the same as Reference Example 1 shown in FIG. 7, but the thickness of the surface
In the semiconductor devices of Reference Example 1 and Reference Example 2, no delamination was observed.
このようにして作製される参考実施例の半導体装置のデラミネーションの発生防止の信頼性を確認するため、更に以下のテストを行った。
前述の封止樹脂密着強度評価用の専用フレーム(ベタ状板)に参考実施例1、参考実施例2に示す半導体装置のリードフレームと同じ表面処を施したものと、従来と同じ表面処理を施したリードフレームを用い、各加熱条件にて銅酸化膜の厚さとAg存在領域をX線光電子分光分析法(ESCA)により調べた。
そして、各条件における樹脂の密着強度を前述と同様にして測定した。
図8(a)は各処理にて作製したリードフレームに対して、加熱条件を変えたときの表面からの酸化膜厚およびAg存在領域を表面からの距離で示したものである。
また、図8(b)は、各加熱処理後の樹脂密着強度を示したものである。
加熱条件Lは、150°C1時間、Hは280°C3分間、Nは加熱なしを表している。
リードフレームの表面処理条件は、(1)は参考実施例1に使用したリードフレームと同じ条件、(2)は参考実施例2で使用したリードフレーム同じ条件、(3)は薄い銀めっきを施さない、銅ストライクめっきのみを施した場合の条件、(4)は銅素材上に銅−銀合金めっきを施した場合のものである。
In order to confirm the reliability of preventing the occurrence of delamination in the semiconductor device of the reference example manufactured in this way, the following test was further performed.
The same surface treatment as that of the lead frame of the semiconductor device shown in Reference Example 1 and Reference Example 2 is applied to the above-described dedicated frame (solid plate) for evaluating the sealing resin adhesion strength, and the same surface treatment as in the past Using the applied lead frame, the thickness of the copper oxide film and the Ag existence region were examined by X-ray photoelectron spectroscopy (ESCA) under each heating condition.
The adhesion strength of the resin under each condition was measured in the same manner as described above.
FIG. 8 (a) shows the oxide film thickness from the surface and the Ag existence region in terms of the distance from the surface when the heating conditions are changed for the lead frame produced by each treatment.
FIG. 8B shows the resin adhesion strength after each heat treatment.
The heating condition L represents 150 ° C. for 1 hour, H represents 280 ° C. for 3 minutes, and N represents no heating.
The lead frame surface treatment conditions were as follows: (1) the same conditions as the lead frame used in Reference Example 1, (2) the same conditions as the lead frame used in Reference Example 2, and (3) thin silver plating The condition when only copper strike plating is applied, (4) is the case when copper-silver alloy plating is applied on the copper material.
図8(b)より、ワイヤボンディングに相当する加熱処理(280°C、3分間)後では、銅酸化膜領域全体にAgを含む(1)、(2)が、銅酸化膜領域全体にはAgを含まない(3)、(4)に比べ樹脂密着強度が優れていることが分かる。
そして、Agを含まない銅酸化膜のみが形成される(3)が、(4)に比べて樹脂密着強度が劣っていることが分かる。
これより、参考実施例1、参考実施例2の半導体装置に使用されたリードフレームをワイヤボンディングに相当する加熱処理(280°C、3分間)にて処理したものの方が樹脂密着強度が優れていることが分かり、参考実施例1、参考実施例2の半導体装置は、デラミネーションの発生しずらいものと判断できる。
FIG. 8B shows that after the heat treatment corresponding to wire bonding (280 ° C., 3 minutes), the entire copper oxide film region contains Ag (1) and (2). It can be seen that the resin adhesion strength is superior to (3) and (4) which do not contain Ag.
And it turns out that only the copper oxide film which does not contain Ag is formed (3), but resin adhesion strength is inferior compared with (4).
As a result, the lead frame used in the semiconductor devices of Reference Example 1 and Reference Example 2 was treated with heat treatment (280 ° C., 3 minutes) corresponding to wire bonding, and the resin adhesion strength was superior. It can be seen that the semiconductor devices of Reference Example 1 and Reference Example 2 are less likely to cause delamination.
又、(4)が、(3)に比べ、リードフレームをワイヤボンディングに相当する加熱処理(280°C、3分間)後、比較的良好な樹脂密着強度を得ることができたのは、表面から離れてはいるが銅酸化膜中に、Agが存在しているためと思われる。 In addition, compared with (3), (4) was able to obtain relatively good resin adhesion strength after heat treatment (280 ° C, 3 minutes) corresponding to wire bonding on the surface. This is probably because Ag is present in the copper oxide film.
また、(1)、(2)については、薄い銀めっき条件等を変え、酸化膜とAgの存在する層の厚さ、Agの濃度を変えたものを幾つか作製し、調べてみたが、Ag濃度はX線光電子分光分析法による分析で20原子%未満が樹脂密着強度の点で適当と判断された。また、この場合、ワイヤボンディングに相当する加熱処理(280°C、3分間)においては、酸化膜とAgの存在する膜厚は2000Å以上となることが分かった。 In addition, for (1) and (2), I made several investigations by changing the thin silver plating conditions, etc., and changing the thickness of the oxide film and the layer where Ag exists, and the concentration of Ag. The Ag concentration was determined to be appropriate in terms of resin adhesion strength by analysis by X-ray photoelectron spectroscopy with less than 20 atomic%. In this case, in the heat treatment corresponding to wire bonding (280 ° C., 3 minutes), it was found that the thickness of the oxide film and Ag was 2000 mm or more.
また、別に上記(1)〜(4)の各条件に対応する半導体装置を作製して、デラミネーションの発生を調べてみたが、デラミネーションの発生に対しては、リードフレームをワイヤボンディングに相当する加熱処理(280°C、3分間)後の脂密着強度は、(3)の200Nは不充分であるが、(4)でもかなりその発生は抑えられ実用レベルとなることも分かった。
(1)、(2)のように、樹脂密着強度が400N以上あれば、デラミネーションの発生がほぼ防止できることも分かった。
In addition, another semiconductor device corresponding to each of the above conditions (1) to (4) was manufactured and the occurrence of delamination was examined. For the occurrence of delamination, the lead frame corresponds to wire bonding. It was also found that the oil adhesion strength after heat treatment (280 ° C., 3 minutes) was 200N of (3), but the occurrence was significantly suppressed even in (4) and reached a practical level.
It was also found that, as in (1) and (2), when the resin adhesion strength is 400 N or more, delamination can be substantially prevented.
また、別に、参考実施例1のリードフレームにおいて、薄い銀めっきに代え、薄いパラジウムメッキ(以下、薄いPdめっきとも言う)を0.001μm、0.01μm、0、1μm、0.5μmの厚さで設けたもの、および、銅合金上にPdめっきを1.0μmの厚さで設けたもの、従来の薄いめっきを設けないものについて、ダイパッド裏面酸化膜の密着性、封止樹脂の密着強度を評価したが、以下の表2に示すように、表1に示す薄い銀めっきを設けた場合と、薄いPdめっきを設けた場合についても、ほぼ同じ結果が得られた。
尚、評価方法、条件は表1に示す薄い銀めっきを設けた場合と同じである。
(表2)
┌──────────┬────────┬────────┬───────┐
│ │薄いPdめっき厚│ダイパッド裏面の│封止樹脂密着性│
│ │ [μm]│銅酸化膜密着性│ │
├──────────┼────────┼────────┼───────┤
│(1)全面Pdめっき│ 0.001 │ ○ │ ○ │
├──────────┼────────┼────────┼───────┤
│(2)全面Pdめっき│ 0.01 │ ○ │ ○ │
├──────────┼────────┼────────┼───────┤
│(3)全面Pdめっき│ 0.1 │ ○ │ ○ │
├──────────┼────────┼────────┼───────┤
│(4)全面Pdめっき│ 0.5 │ ○ │ ○ │
├──────────┼────────┼────────┼───────┤
│(5)全面Pdめっき│ 1.0 │ ○ │ × │
├──────────┼────────┼────────┼───────┤
│ Pdめっきなし │薄いPdめっき │ │ │
│ (従来例) │無し │ × │ × │
└──────────┴────────┴────────┴───────┘
Separately, in the lead frame of Reference Example 1, instead of thin silver plating, thin palladium plating (hereinafter also referred to as thin Pd plating) has a thickness of 0.001 μm, 0.01 μm, 0, 1 μm, and 0.5 μm. The adhesion of the backside oxide film of the die pad and the adhesion strength of the sealing resin are as follows: those provided with a copper alloy, Pd plating on a copper alloy with a thickness of 1.0 μm, and those not provided with a conventional thin plating. Although evaluated, as shown in Table 2 below, substantially the same results were obtained when the thin silver plating shown in Table 1 was provided and when the thin Pd plating was provided.
The evaluation method and conditions are the same as those when the thin silver plating shown in Table 1 is provided.
(Table 2)
┌──────────┬────────┬────────┬───────┐
│ │Thin Pd plating thickness │On the backside of die pad│Encapsulation resin adhesion│
│ │ [μm] │ Copper oxide film adhesion │ │
├──────────┼────────┼────────┼───────┤
│ (1) Full surface Pd plating│ 0.001 │ ○ │ ○ │
├──────────┼────────┼────────┼───────┤
│ (2) Full surface Pd plating │ 0.01 │ ○ │ ○ │
├──────────┼────────┼────────┼───────┤
│ (3) Full surface Pd plating │ 0.1 │ ○ │ ○ │
├──────────┼────────┼────────┼───────┤
│ (4) Pd plating on whole surface │ 0.5 │ ○ │ ○ │
├──────────┼────────┼────────┼───────┤
│ (5) Full surface Pd plating │ 1.0 │ ○ │ × │
├──────────┼────────┼────────┼───────┤
│ No Pd plating │ Thin Pd plating │ │ │
│ (Conventional example) │ None │ × │ × │
└──────────┴────────┴────────┴───────┘
上記においては、リードフレームに薄い銀めっき、薄いPdめっきを施した場合について説明したが、薄い銀めっき、薄いPdめっきに代え、薄い金めっき、薄い白金めっきを施した場合や、これらの銀、Pd(パラジウム)、金、白金からなる薄いめっきも同様の作用効果が得られると判断される。
これらのリードフレームを用いた半導体装置についても、上記参考実施例と同様、同じ作用効果が得られると判断される。
また、部分銀めっきに代え、部分金めっき、部分パラジウムめっきとした場合にも、上記薄いめっきを設けることが有効であることは言うまでもない。
In the above, the case where thin silver plating and thin Pd plating are applied to the lead frame has been described. However, instead of thin silver plating and thin Pd plating, thin gold plating and thin platinum plating are applied, or these silver, It is judged that the same effect can be obtained by thin plating made of Pd (palladium), gold, and platinum.
It is determined that the same operation and effects can be obtained for semiconductor devices using these lead frames as in the above reference embodiment.
Needless to say, it is effective to provide the thin plating even when partial gold plating or partial palladium plating is used instead of partial silver plating.
110 リードフレーム
111 ダイパッド
112 インナーリード
113 アウターリード
114 ダムバー
115 枠(フレーム)部
116 吊りバー
110A 外形加工されたリードフレーム
120 リードフレーム素材(銅合金)
120a 銅合金
130 銅めっき
130A 銅酸化膜
130Aa Cu2 O
130Ab CuO
140 部分銀めっき
140A 銀モレ部
150 薄い銀めっき
150A 拡散された銀の存在領域
160 半導体素子
161 電極パッド(端子)
170 銀ペースト
180 ワイヤ(金線)
190 封止用樹脂
200 半導体装置
1000 樹脂封止型半導体装置
1010 リードフレーム
1011 ダイパッド
1012 インナリード
1013 アウターリード
1014 ダムバー
1015 フレーム(枠)部
1020 半導体素子
1021 電極パッド(端子)
1030 ワイヤ
1040 樹脂
110
130Ab CuO
140 Partial silver plating 140A
170 Silver paste 180 Wire (gold wire)
190
1030 Wire 1040 Resin
Claims (3)
3. The method of partial noble metal plating for a lead frame according to claim 1, wherein the partial noble metal plating is partial silver plating, and the thin noble metal plating is thin silver plating.
Priority Applications (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
JP2004199765A JP2004282103A (en) | 1995-09-29 | 2004-07-06 | Partial noble metal plating method of lead frame |
Applications Claiming Priority (3)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
JP27507695 | 1995-09-29 | ||
JP32252395 | 1995-11-17 | ||
JP2004199765A JP2004282103A (en) | 1995-09-29 | 2004-07-06 | Partial noble metal plating method of lead frame |
Related Parent Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
JP5531596A Division JP3594724B2 (en) | 1995-09-29 | 1996-02-20 | Partial precious metal plating method for lead frame |
Publications (1)
Publication Number | Publication Date |
---|---|
JP2004282103A true JP2004282103A (en) | 2004-10-07 |
Family
ID=33303577
Family Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
JP2004199765A Pending JP2004282103A (en) | 1995-09-29 | 2004-07-06 | Partial noble metal plating method of lead frame |
Country Status (1)
Country | Link |
---|---|
JP (1) | JP2004282103A (en) |
Cited By (3)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US11011476B2 (en) | 2018-03-12 | 2021-05-18 | Stmicroelectronics International N.V. | Lead frame surface finishing |
US11264546B2 (en) | 2018-09-27 | 2022-03-01 | Nichia Corporation | Metallic structure for optical semiconductor device, method for producing the same, and optical semiconductor device using the same |
US11735512B2 (en) | 2018-12-31 | 2023-08-22 | Stmicroelectronics International N.V. | Leadframe with a metal oxide coating and method of forming the same |
-
2004
- 2004-07-06 JP JP2004199765A patent/JP2004282103A/en active Pending
Cited By (4)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US11011476B2 (en) | 2018-03-12 | 2021-05-18 | Stmicroelectronics International N.V. | Lead frame surface finishing |
US11756899B2 (en) | 2018-03-12 | 2023-09-12 | Stmicroelectronics S.R.L. | Lead frame surface finishing |
US11264546B2 (en) | 2018-09-27 | 2022-03-01 | Nichia Corporation | Metallic structure for optical semiconductor device, method for producing the same, and optical semiconductor device using the same |
US11735512B2 (en) | 2018-12-31 | 2023-08-22 | Stmicroelectronics International N.V. | Leadframe with a metal oxide coating and method of forming the same |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
KR100266726B1 (en) | Lead frame, method for partially plating lead frame with noble meta and semiconductor device formed by using the lead frame | |
US6194777B1 (en) | Leadframes with selective palladium plating | |
EP1480270B1 (en) | Packaging component and semiconductor package | |
KR100381302B1 (en) | Semiconductor device and manufacturing method thereof | |
US6713852B2 (en) | Semiconductor leadframes plated with thick nickel, minimum palladium, and pure tin | |
JP3760075B2 (en) | Lead frame for semiconductor packages | |
US6664136B2 (en) | Semiconductor device and manufacturing method thereof | |
US6583500B1 (en) | Thin tin preplated semiconductor leadframes | |
JP2009517869A (en) | Lead frame with improved solderability and improved moisture resistance reliability of semiconductor devices | |
JP2000277672A (en) | Lead frame, manufacture thereof, and semiconductor device | |
US6995042B2 (en) | Method for fabricating preplated nickel/palladium and tin leadframes | |
US7125750B2 (en) | Leadframe with enhanced encapsulation adhesion | |
JPH11121673A (en) | Lead frame | |
US20030116837A1 (en) | Semiconductor device and manufacturing method thereof | |
GB2209766A (en) | Copper plated lead frame for semiconductor packages | |
JP3594724B2 (en) | Partial precious metal plating method for lead frame | |
JP3701373B2 (en) | Lead frame, lead frame partial noble metal plating method, and semiconductor device using the lead frame | |
JP2009099871A (en) | Lead frame and manufacturing method thereof, and resin-sealed semiconductor device and manufacturing method thereof | |
JP2012049323A (en) | Lead frame and semiconductor device using the same and method of manufacturing the same | |
JPH07326701A (en) | Conductive material for electric-electronic part, lead frame and semiconductor integrated circuit using the same | |
JP2004282103A (en) | Partial noble metal plating method of lead frame | |
JP2004343136A (en) | Semiconductor device | |
JPH09331009A (en) | Lead frame, lead frame member and resin sealed semiconductor device employing them | |
JPH0590465A (en) | Semiconductor device | |
CN111599692A (en) | Direct selective adhesion promoter plating |
Legal Events
Date | Code | Title | Description |
---|---|---|---|
A621 | Written request for application examination |
Free format text: JAPANESE INTERMEDIATE CODE: A621 Effective date: 20040706 |
|
A977 | Report on retrieval |
Free format text: JAPANESE INTERMEDIATE CODE: A971007 Effective date: 20070528 |
|
A131 | Notification of reasons for refusal |
Free format text: JAPANESE INTERMEDIATE CODE: A131 Effective date: 20070717 |
|
A02 | Decision of refusal |
Free format text: JAPANESE INTERMEDIATE CODE: A02 Effective date: 20071113 |