JP2004242304A5 - - Google Patents

Download PDF

Info

Publication number
JP2004242304A5
JP2004242304A5 JP2004025173A JP2004025173A JP2004242304A5 JP 2004242304 A5 JP2004242304 A5 JP 2004242304A5 JP 2004025173 A JP2004025173 A JP 2004025173A JP 2004025173 A JP2004025173 A JP 2004025173A JP 2004242304 A5 JP2004242304 A5 JP 2004242304A5
Authority
JP
Japan
Prior art keywords
voltage
current
modulation
differential output
differential
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Granted
Application number
JP2004025173A
Other languages
English (en)
Japanese (ja)
Other versions
JP4410574B2 (ja
JP2004242304A (ja
Filing date
Publication date
Priority claimed from US10/360,159 external-priority patent/US7184469B2/en
Application filed filed Critical
Publication of JP2004242304A publication Critical patent/JP2004242304A/ja
Publication of JP2004242304A5 publication Critical patent/JP2004242304A5/ja
Application granted granted Critical
Publication of JP4410574B2 publication Critical patent/JP4410574B2/ja
Anticipated expiration legal-status Critical
Expired - Lifetime legal-status Critical Current

Links

JP2004025173A 2003-02-06 2004-02-02 データビットストリーム中にテストジッタを注入するためのシステムおよび方法 Expired - Lifetime JP4410574B2 (ja)

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
US10/360,159 US7184469B2 (en) 2003-02-06 2003-02-06 Systems and methods for injection of test jitter in data bit-streams

Publications (3)

Publication Number Publication Date
JP2004242304A JP2004242304A (ja) 2004-08-26
JP2004242304A5 true JP2004242304A5 (https=) 2007-04-05
JP4410574B2 JP4410574B2 (ja) 2010-02-03

Family

ID=32771369

Family Applications (1)

Application Number Title Priority Date Filing Date
JP2004025173A Expired - Lifetime JP4410574B2 (ja) 2003-02-06 2004-02-02 データビットストリーム中にテストジッタを注入するためのシステムおよび方法

Country Status (3)

Country Link
US (1) US7184469B2 (https=)
JP (1) JP4410574B2 (https=)
DE (1) DE10348327B4 (https=)

Families Citing this family (7)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US7315574B2 (en) * 2004-05-03 2008-01-01 Dft Microsystems, Inc. System and method for generating a jittered test signal
US7480329B2 (en) * 2004-10-29 2009-01-20 Agilent Technologies, Inc. Method of finding data dependent timing and voltage jitter for different bits in an arbitrary digital signal in accordance with selected surrounding bits
US7369605B2 (en) * 2004-12-15 2008-05-06 Spirent Communications Method and device for injecting a differential current noise signal into a paired wire communication link
JP4806679B2 (ja) * 2005-06-01 2011-11-02 株式会社アドバンテスト ジッタ発生回路
JP4384207B2 (ja) * 2007-06-29 2009-12-16 株式会社東芝 半導体集積回路
US8194721B2 (en) * 2008-05-23 2012-06-05 Integrated Device Technology, Inc Signal amplitude distortion within an integrated circuit
US8179952B2 (en) * 2008-05-23 2012-05-15 Integrated Device Technology Inc. Programmable duty cycle distortion generation circuit

Family Cites Families (6)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US3325730A (en) * 1963-12-23 1967-06-13 Hughes Aircraft Co Pulse time jitter measuring system
US3937945A (en) * 1974-06-25 1976-02-10 The United States Of America As Represented By The United States National Aeronautics And Space Administration Office Of General Counsel-Code Gp Apparatus for simulating optical transmission links
US6466072B1 (en) * 1998-03-30 2002-10-15 Cypress Semiconductor Corp. Integrated circuitry for display generation
DE60100114T2 (de) 2001-04-03 2003-10-02 Agilent Technologies Inc., A Delaware Corp. Filter zur Einspeisung von datenabhängigem Jitter und Pegelgeräusch
US6847232B2 (en) * 2001-11-08 2005-01-25 Texas Instruments Incorporated Interchangeable CML/LVDS data transmission circuit
US6958640B2 (en) * 2003-12-31 2005-10-25 Intel Corporation Interpolation delay cell for 2ps resolution jitter injector in optical link transceiver

Similar Documents

Publication Publication Date Title
ATE305141T1 (de) Eingangspuffer und spannungspegel- detektionsverfahren
WO2012004834A1 (ja) 試験装置および試験方法
KR950027821A (ko) 기준전위발생장치 및 그것을 구비한 반도체메모리장치
TW200700755A (en) System and scanout circuits with error resilience circuit
TW200701228A (en) Voltage supply circuit and semiconductor memory
JP2004242304A5 (https=)
TW200629730A (en) Input circuits configured to operate using a range of supply voltages
SG10201803995QA (en) Ripple compensator, data driving circuit including the ripple compensator, and semiconductor device including the ripple compensator
TW200601351A (en) Semiconductor memory device having test mode for data access time
WO2008014380A3 (en) Level shifting circuit having junction field effect transistors
JP2005070040A (ja) 集積回路中の安定化電源を試験するための方法および回路
JP2012253751A5 (ja) 半導体装置
JP2006093748A (ja) 半導体集積回路装置のタイミング制御回路
TW200629039A (en) Apparatus and method for low power clock distribution
TW200629285A (en) Apparatus and method for data outputting
CN103915992B (zh) 具有改进的摆动保真度的引脚驱动器电路
TW201138310A (en) Clock duty correction circuit
JP4426081B2 (ja) 電圧発生器
TW200707907A (en) Power-on control circuit
TW200731257A (en) Semiconductor integrated circuit device
TW200634819A (en) High-voltage switching circuit of nonvolatile memory device
CN103297030A (zh) 电平移位器、采用电平移位器的振荡器电路和方法
TW200710804A (en) Electro-optical device, driving circuit thereof, and electronic apparatus
KR101869421B1 (ko) 게이트구동회로 및 게이트클럭생성회로
TW200735026A (en) Gamma voltage generator