JP2004134624A - Power semiconductor device - Google Patents

Power semiconductor device Download PDF

Info

Publication number
JP2004134624A
JP2004134624A JP2002298629A JP2002298629A JP2004134624A JP 2004134624 A JP2004134624 A JP 2004134624A JP 2002298629 A JP2002298629 A JP 2002298629A JP 2002298629 A JP2002298629 A JP 2002298629A JP 2004134624 A JP2004134624 A JP 2004134624A
Authority
JP
Japan
Prior art keywords
case
electrode
fixing bed
semiconductor device
wire bonding
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Granted
Application number
JP2002298629A
Other languages
Japanese (ja)
Other versions
JP2004134624A5 (en
JP4141789B2 (en
Inventor
Yoshihisa Oguri
小栗 慶久
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Mitsubishi Electric Corp
Original Assignee
Mitsubishi Electric Corp
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Mitsubishi Electric Corp filed Critical Mitsubishi Electric Corp
Priority to JP2002298629A priority Critical patent/JP4141789B2/en
Publication of JP2004134624A publication Critical patent/JP2004134624A/en
Publication of JP2004134624A5 publication Critical patent/JP2004134624A5/ja
Application granted granted Critical
Publication of JP4141789B2 publication Critical patent/JP4141789B2/en
Anticipated expiration legal-status Critical
Expired - Fee Related legal-status Critical Current

Links

Images

Classifications

    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/42Wire connectors; Manufacturing methods related thereto
    • H01L2224/47Structure, shape, material or disposition of the wire connectors after the connecting process
    • H01L2224/49Structure, shape, material or disposition of the wire connectors after the connecting process of a plurality of wire connectors
    • H01L2224/491Disposition
    • H01L2224/4911Disposition the connectors being bonded to at least one common bonding area, e.g. daisy chain
    • H01L2224/49111Disposition the connectors being bonded to at least one common bonding area, e.g. daisy chain the connectors connecting two common bonding areas, e.g. Litz or braid wires

Landscapes

  • Lead Frames For Integrated Circuits (AREA)

Abstract

<P>PROBLEM TO BE SOLVED: To provide a semiconductor device which simplifies a mold structure for case molding, dispenses with processes given to an electrode surface, and eliminates air accumulation causing bubbling. <P>SOLUTION: An electrode (2) is disposed in a case (1) so as to pass therethrough with an inner lead (2b) positioned at the inner side of the case (1). When embedding the inner lead (2b) with a fixing bed (7), the wire bonding surface (2c) of the inner lead (2b) and the upper surface of the fixing bed (7) are positioned at the same level so as to expose the wire bonding surface (2c). The end face (2e) of the inner lead (2b) is withdrawn from the end face (7e) of the fixing bed (7), and a notch (7a) is formed in the fixing bed (7), allowing a portion of the end face (2e) to be exposed. This notch (7a) is a trace of a portion of a mold involved in molding the case (1). <P>COPYRIGHT: (C)2004,JPO

Description

【0001】
【発明の属する技術分野】
この発明は、電力用半導体素子を有し、その電極がケースにインサート成型されている電力用半導体装置に関するものである。
【0002】
【従来の技術】
この種の半導体装置は、公知の放熱板上にはんだを介して、導電性の板材を上面に有した絶縁性のセラミック基板が構成されたものであり、基板導電材上にはんだを介してスイッチング用素子が構成され、各素子は、公知のワイヤー配線を用いて結線されている。そして、半導体装置を構成するケース外からケースへ貫通して設けられる電極(出力および接続用電極)のケース内側の端部は、ケース内の底面に形成した“ピンガイド”や“電極つぶし構造”により、保持されている。
【0003】
また、ケース内に位置する電極を長手方向に2分し、一方の部分に対して段差を形成し、その段差部に樹脂を形成することで電極を固定しているが(例えば、特許文献1参照)、電極に微細な加工が必要となる。
【0004】
【特許文献1】
特開2000−349219号「電力用半導体装置」(実施の形態1、図3)
【0005】
【発明が解決しようとする課題】
前記内部電極は、ケース成型時にピンガイド構造や電極つぶし構造が形成されるため、ケース成型用金型の構造が複雑となり、高価となった。また、ピンガイド構造では、成型後に残るピン穴からの気泡流出により、絶縁不具合を発生させていた。また、電極つぶし構造では十分な電極保持ができないためにワイヤーボンドで不具合を起こしていた。更に、従来のケース内部前面と、電極内部前面が同一面で構成されていたため、電極底面とケース樹脂間に生じたスキマの空気が電極内部前面より気泡として発生し品質の安定化が困難であった。
【0006】
この発明は、ケース成形用金型構造を単純にでき、また、電極面への加工をなくし、かつ気泡発生の要因となる空気溜まりをなくした半導体装置を提供するものである。
【0007】
【課題を解決するための手段】
基板およびこれに実装した半導体装置をケースに収納後、ケース内部をゲル状樹脂で充填してなる電力用半導体装置において、上記課題を解決すべく、本発明は、ケースに貫通するようにして設けられた電極のケース内側に位置する内部リードを固定用ベッドで埋め込み固定する際、前記内部リードにおけるワイヤボンディング面が露出するように、ワイヤボンディング面と前記固定用ベッドの上面と同一面とし、そして、前記内部リードの端面(2e)を、固定用ベッドの端面(7e)から退避させ、かつ、前記端面(2e)の一部が露出するように、固定用ベッドに切り欠きが形成されており、この切り欠きは、ケース成型時に、金型の一部が入り込んだものによるものであることを特徴とする。
【0008】
【発明の実施の形態】
実施の形態1.
図1に半導体装置の平面図を示し、ケース1内に収納した回路基板4上に、半導体素子5が設けられ、その半導体素子5はワイヤ6により他のデバイスなどに接続されている。放熱板3はケース1の底板を兼ねる。外部引き出し用の電極2部分の拡大斜視図を図2に示し、その電極2の全体図を図3に示す。また、図2中のA−B方向およびC−D方向での垂直断面図を図4および図5に示す。
【0009】
L字形状の電極2は、ケース1を貫通するようにして設けられ、外部リード2aはケース外に引き出され、内部リード2bは、ケース内にて固定用ベッド7に埋め込まれることにより保持されるが、その内部リード2bの上面部であるワイヤボンディング面2cは、固定用ベッド7の上面と同一平面にされ、ワイヤボンディング面2cが露出される。
【0010】
電極2のケース内側の端面2e(図3)は、図2、図4に示すように、固定用ベッド7の端面7eより退避しており、かつ、端面2eの一部が露出するように、固定用ベッド7の上端面部に切り欠き7aが形成されている。
【0011】
図4において示した矢印(→)は、電極2をケース1および固定用ベッド7に埋め込み成型する際の金型(不図示)による押圧面を示している。切り欠き7aで示した個所に対しても金型が入り込むことによって、そのような切り欠き7aが固定用ベッド7に形成される。このとき、切り欠き7aに入り込んだ金型の端面が、電極2の端面2eに当接するため、前記埋め込み成型の際に、電極2が正確な位置で保持されるようになる。
【0012】
ここで用いた金型の形状もシンプルなため、金型を安価に形成できる。また、成型の際に、金型内面と、電極2を含むケース1および固定用ベッド7との間に隙間が生じないため、上述したような気泡発生も生じない。
【0013】
更に図3に示したように、電極2のワイヤボンディング面2cの周囲に、プレス加工時の塑性変形である“ダレ”2dが生じている。このような電極2を、ワイヤボンディング面2cのみが露出するように、固定用ベッド7に埋め込んだ時、図2中のA−B方向での垂直断面図である図4に示されるように、ダレ2dの部分が樹脂で覆われることにより、ダレ2dが無い場合に比べて電極2の保持強度が増す。
【0014】
【発明の効果】
この発明は、ケース内の固定用ベッドに電極を成型固定する際、電極の端面を金型で保持するようにしたので、金型の形状もシンプルなため、金型を安価に形成でき、また、成型の際に、金型内面と、電極を含むケースおよび固定用ベッドとの間に隙間が生じないため、上述したような気泡発生も生じない。
【図面の簡単な説明】
【図1】本発明の1実施形態を示した電力用半導体装置の内部平面図
【図2】電極における内部リード部の詳細斜視図
【図3】電極の全体斜視図
【図4】図2中のA−B方向での垂直断面を示した図
【図5】図2中のC−D方向での垂直断面を示した図
【符号の説明】
1 ケース、2 電極、2a 外部リード、2b 内部リード、2c ワイヤボンディング面、2d ダレ、2e 端面、3 放熱板、4 回路基板、5 半導体素子、6 ワイヤ、7 固定用ベッド、7a 切り欠き
[0001]
TECHNICAL FIELD OF THE INVENTION
The present invention relates to a power semiconductor device having a power semiconductor element, and an electrode thereof is insert-molded in a case.
[0002]
[Prior art]
This type of semiconductor device has a configuration in which an insulating ceramic substrate having a conductive plate material on an upper surface is formed on a known heat sink via solder, and switching is performed on the substrate conductive material via solder. Elements are configured, and each element is connected using a known wire wiring. The inner end of an electrode (output and connection electrode) provided from the outside of the case to the case constituting the semiconductor device is formed in a “pin guide” or “electrode crush structure” formed on the bottom surface in the case. Is held by
[0003]
Further, an electrode located in a case is divided into two in the longitudinal direction, a step is formed in one part, and a resin is formed in the step to fix the electrode (for example, Patent Document 1). ), The electrode requires fine processing.
[0004]
[Patent Document 1]
Japanese Patent Application Laid-Open No. 2000-349219 "Power semiconductor device" (Embodiment 1, FIG. 3)
[0005]
[Problems to be solved by the invention]
Since the internal electrode has a pin guide structure and an electrode crushing structure formed at the time of case molding, the structure of the case molding die becomes complicated and expensive. Further, in the pin guide structure, an insulation failure has occurred due to outflow of bubbles from the pin holes remaining after molding. In addition, since the electrode crushing structure does not allow sufficient electrode holding, a problem has occurred with wire bonding. Furthermore, since the conventional front surface inside the case and the front surface inside the electrode are formed on the same surface, the gap air generated between the bottom surface of the electrode and the case resin is generated as bubbles from the front surface inside the electrode, and it is difficult to stabilize the quality. Was.
[0006]
An object of the present invention is to provide a semiconductor device in which a case-forming mold structure can be simplified, processing on an electrode surface is eliminated, and air pockets which cause air bubble generation are eliminated.
[0007]
[Means for Solving the Problems]
In order to solve the above problems, in a power semiconductor device in which a substrate and a semiconductor device mounted thereon are housed in a case and then the inside of the case is filled with a gel resin, the present invention is provided so as to penetrate the case. When embedding and fixing the internal lead located inside the case of the provided electrode with a fixing bed, the wire bonding surface of the internal lead is exposed so that the wire bonding surface and the upper surface of the fixing bed are flush with each other, and A notch is formed in the fixing bed so that the end face (2e) of the internal lead is retracted from the end face (7e) of the fixing bed and a part of the end face (2e) is exposed. The notch is characterized in that a part of the mold enters during the molding of the case.
[0008]
BEST MODE FOR CARRYING OUT THE INVENTION
Embodiment 1 FIG.
FIG. 1 shows a plan view of a semiconductor device. A semiconductor element 5 is provided on a circuit board 4 housed in a case 1, and the semiconductor element 5 is connected to another device by wires 6. The heat radiating plate 3 also serves as a bottom plate of the case 1. FIG. 2 is an enlarged perspective view of an external lead electrode 2 and FIG. 3 is an overall view of the electrode 2. 4 and 5 are vertical sectional views in the AB direction and the CD direction in FIG.
[0009]
The L-shaped electrode 2 is provided so as to penetrate the case 1, the external lead 2a is drawn out of the case, and the internal lead 2b is held by being embedded in the fixing bed 7 in the case. However, the wire bonding surface 2c, which is the upper surface of the internal lead 2b, is flush with the upper surface of the fixing bed 7, exposing the wire bonding surface 2c.
[0010]
The end face 2e (FIG. 3) inside the case of the electrode 2 is retracted from the end face 7e of the fixing bed 7 as shown in FIGS. 2 and 4, and a part of the end face 2e is exposed. A notch 7 a is formed in the upper end surface of the fixing bed 7.
[0011]
An arrow (→) shown in FIG. 4 indicates a pressing surface by a mold (not shown) when the electrode 2 is embedded and molded in the case 1 and the fixing bed 7. The notch 7a is formed in the fixing bed 7 by the mold entering the location indicated by the notch 7a. At this time, since the end face of the mold that has entered the notch 7a abuts on the end face 2e of the electrode 2, the electrode 2 is held at an accurate position during the embedding molding.
[0012]
Since the shape of the mold used here is simple, the mold can be formed at low cost. Further, at the time of molding, no gap is generated between the inner surface of the mold and the case 1 including the electrode 2 and the fixing bed 7, so that the above-described generation of bubbles does not occur.
[0013]
Further, as shown in FIG. 3, "drip" 2d, which is a plastic deformation at the time of press working, occurs around the wire bonding surface 2c of the electrode 2. When such an electrode 2 is embedded in the fixing bed 7 so that only the wire bonding surface 2c is exposed, as shown in FIG. 4 which is a vertical cross-sectional view in the AB direction in FIG. By covering the portion of the sag 2d with the resin, the holding strength of the electrode 2 is increased as compared with the case where the sag 2d is not provided.
[0014]
【The invention's effect】
In the present invention, when the electrode is molded and fixed to the fixing bed in the case, the end face of the electrode is held by a mold, so that the shape of the mold is simple, so that the mold can be formed at low cost, and At the time of molding, there is no gap between the inner surface of the mold and the case including the electrodes and the fixing bed, so that the above-described generation of bubbles does not occur.
[Brief description of the drawings]
FIG. 1 is an internal plan view of a power semiconductor device showing one embodiment of the present invention. FIG. 2 is a detailed perspective view of an internal lead portion of an electrode. FIG. 3 is an overall perspective view of an electrode. FIG. FIG. 5 is a diagram showing a vertical cross section in the AB direction of FIG. 5. FIG. 5 is a diagram showing a vertical cross section in the CD direction in FIG.
1 case, 2 electrodes, 2a external lead, 2b internal lead, 2c wire bonding surface, 2d sagging, 2e end surface, 3 heat sink, 4 circuit board, 5 semiconductor element, 6 wires, 7 fixing bed, 7a cutout

Claims (2)

基板およびこれに実装した半導体装置をケースに収納後、ケース内部をゲル状樹脂で充填してなる電力用半導体装置において、
ケースに貫通するようにして設けられた電極のケース内側に位置する内部リードを固定用ベッドで埋め込み固定する際、前記内部リードにおけるワイヤボンディング面が露出するように、ワイヤボンディング面と前記固定用ベッドの上面と同一面とし、そして、前記内部リードの端面(2e)を、固定用ベッドの端面(7e)から退避させ、かつ、前記端面(2e)の一部が露出するように、固定用ベッドに切り欠きが形成されており、この切り欠きは、ケース成型時に、金型の一部が入り込んだものによるものであることを特徴とする電力用半導体装置。
After accommodating the substrate and the semiconductor device mounted thereon in a case, in a power semiconductor device in which the inside of the case is filled with a gel resin,
When the internal lead positioned inside the case of the electrode provided so as to penetrate the case is embedded and fixed by the fixing bed, the wire bonding surface and the fixing bed are exposed so that the wire bonding surface of the internal lead is exposed. And the end surface (2e) of the internal lead is retracted from the end surface (7e) of the fixing bed, and a part of the end surface (2e) is exposed. A power semiconductor device, characterized in that a notch is formed in the case when a part of the mold is inserted during the molding of the case.
上記電極をプレス加工したときに生じる電極の上縁のダレの個所が、固定用ベッドの樹脂で覆われることにより、電極の固定強度を高めた請求項1記載の電力用半導体装置。2. The power semiconductor device according to claim 1, wherein a portion of a sag on an upper edge of the electrode generated when the electrode is pressed is covered with a resin of a fixing bed to increase the fixing strength of the electrode.
JP2002298629A 2002-10-11 2002-10-11 Power semiconductor device Expired - Fee Related JP4141789B2 (en)

Priority Applications (1)

Application Number Priority Date Filing Date Title
JP2002298629A JP4141789B2 (en) 2002-10-11 2002-10-11 Power semiconductor device

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
JP2002298629A JP4141789B2 (en) 2002-10-11 2002-10-11 Power semiconductor device

Publications (3)

Publication Number Publication Date
JP2004134624A true JP2004134624A (en) 2004-04-30
JP2004134624A5 JP2004134624A5 (en) 2005-07-21
JP4141789B2 JP4141789B2 (en) 2008-08-27

Family

ID=32287979

Family Applications (1)

Application Number Title Priority Date Filing Date
JP2002298629A Expired - Fee Related JP4141789B2 (en) 2002-10-11 2002-10-11 Power semiconductor device

Country Status (1)

Country Link
JP (1) JP4141789B2 (en)

Cited By (4)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JP2014212218A (en) * 2013-04-18 2014-11-13 富士電機株式会社 Semiconductor device manufacturing method and semiconductor device
JP2019067885A (en) * 2017-09-29 2019-04-25 三菱電機株式会社 Semiconductor device
US10971414B2 (en) 2019-03-11 2021-04-06 Fuji Electric Co., Ltd. Semiconductor device
US11107776B2 (en) 2018-03-15 2021-08-31 Fuji Electric Co., Ltd. Semiconductor device

Citations (2)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPH09259956A (en) * 1996-03-15 1997-10-03 Aisin Aw Co Ltd Conductive wire connection terminal
JP2000349219A (en) * 1999-06-03 2000-12-15 Mitsubishi Electric Corp Lead-out terminal, case for the same and power semiconductor device

Patent Citations (2)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPH09259956A (en) * 1996-03-15 1997-10-03 Aisin Aw Co Ltd Conductive wire connection terminal
JP2000349219A (en) * 1999-06-03 2000-12-15 Mitsubishi Electric Corp Lead-out terminal, case for the same and power semiconductor device

Cited By (5)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JP2014212218A (en) * 2013-04-18 2014-11-13 富士電機株式会社 Semiconductor device manufacturing method and semiconductor device
CN104167370A (en) * 2013-04-18 2014-11-26 富士电机株式会社 Semiconductor device manufacturing method and semiconductor device
JP2019067885A (en) * 2017-09-29 2019-04-25 三菱電機株式会社 Semiconductor device
US11107776B2 (en) 2018-03-15 2021-08-31 Fuji Electric Co., Ltd. Semiconductor device
US10971414B2 (en) 2019-03-11 2021-04-06 Fuji Electric Co., Ltd. Semiconductor device

Also Published As

Publication number Publication date
JP4141789B2 (en) 2008-08-27

Similar Documents

Publication Publication Date Title
US6225146B1 (en) Lead frame, method of manufacturing lead frame, semiconductor device and method of manufacturing semiconductor device
US6995461B2 (en) Semiconductor device
JP4628687B2 (en) Semiconductor device
US6909170B2 (en) Semiconductor assembly with package using cup-shaped lead-frame
JP7210868B2 (en) semiconductor equipment
KR20090013067A (en) Semiconductor device, pre-mold package, and manufacturing method therefor
US6242797B1 (en) Semiconductor device having pellet mounted on radiating plate thereof
JP2009017705A (en) Electrical junction box and manufacturing method therefor
JPH1070217A (en) Resin sealed semiconductor device and die structure therefor
KR19980081519A (en) Plastic encapsulated semiconductor device and manufacturing method thereof
JP2004134624A (en) Power semiconductor device
JP2005191147A (en) Method for manufacturing hybrid integrated circuit device
JP2001035961A (en) Semiconductor and manufacture thereof
JP2007019154A (en) Semiconductor device and its manufacturing method
JPH11330314A (en) Semiconductor device structure, manufacture thereof, and lead frame used therefor
JPH10242385A (en) Power hybrid integrated-circuit device
JP3715590B2 (en) Insert molding case and semiconductor device
JP3209120B2 (en) Pressure sensor
JP4331993B2 (en) Power semiconductor device
JP2004349300A (en) Semiconductor device and its manufacturing method
JP2004214294A (en) Power semiconductor module
JP2000340732A (en) Lead frame for semiconductor device and semiconductor device using the same
JPH09326467A (en) Electronic device
JP5139383B2 (en) Manufacturing method of semiconductor device
JP2976941B2 (en) Semiconductor device and manufacturing method thereof

Legal Events

Date Code Title Description
A521 Written amendment

Free format text: JAPANESE INTERMEDIATE CODE: A523

Effective date: 20041202

A621 Written request for application examination

Free format text: JAPANESE INTERMEDIATE CODE: A621

Effective date: 20041202

A131 Notification of reasons for refusal

Free format text: JAPANESE INTERMEDIATE CODE: A131

Effective date: 20071113

A521 Written amendment

Free format text: JAPANESE INTERMEDIATE CODE: A523

Effective date: 20080109

A131 Notification of reasons for refusal

Free format text: JAPANESE INTERMEDIATE CODE: A131

Effective date: 20080304

A521 Written amendment

Free format text: JAPANESE INTERMEDIATE CODE: A523

Effective date: 20080411

TRDD Decision of grant or rejection written
A01 Written decision to grant a patent or to grant a registration (utility model)

Free format text: JAPANESE INTERMEDIATE CODE: A01

Effective date: 20080513

A01 Written decision to grant a patent or to grant a registration (utility model)

Free format text: JAPANESE INTERMEDIATE CODE: A01

A61 First payment of annual fees (during grant procedure)

Free format text: JAPANESE INTERMEDIATE CODE: A61

Effective date: 20080611

FPAY Renewal fee payment (event date is renewal date of database)

Free format text: PAYMENT UNTIL: 20110620

Year of fee payment: 3

R150 Certificate of patent or registration of utility model

Free format text: JAPANESE INTERMEDIATE CODE: R150

FPAY Renewal fee payment (event date is renewal date of database)

Free format text: PAYMENT UNTIL: 20120620

Year of fee payment: 4

FPAY Renewal fee payment (event date is renewal date of database)

Free format text: PAYMENT UNTIL: 20130620

Year of fee payment: 5

LAPS Cancellation because of no payment of annual fees