JP2003324188A - Method for manufacturing large-area single-crystal silicon substrate - Google Patents

Method for manufacturing large-area single-crystal silicon substrate

Info

Publication number
JP2003324188A
JP2003324188A JP2002128582A JP2002128582A JP2003324188A JP 2003324188 A JP2003324188 A JP 2003324188A JP 2002128582 A JP2002128582 A JP 2002128582A JP 2002128582 A JP2002128582 A JP 2002128582A JP 2003324188 A JP2003324188 A JP 2003324188A
Authority
JP
Japan
Prior art keywords
crystal silicon
single crystal
thin film
silicon thin
film
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Granted
Application number
JP2002128582A
Other languages
Japanese (ja)
Other versions
JP4103447B2 (en
Inventor
Norihito Kawaguchi
紀仁 河口
Takahiko Murayama
隆彦 村山
Mikito Ishii
幹人 石井
Kenichiro Nishida
健一郎 西田
Miyuki Masaki
みゆき 正木
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
IHI Corp
Original Assignee
IHI Corp
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by IHI Corp filed Critical IHI Corp
Priority to JP2002128582A priority Critical patent/JP4103447B2/en
Publication of JP2003324188A publication Critical patent/JP2003324188A/en
Application granted granted Critical
Publication of JP4103447B2 publication Critical patent/JP4103447B2/en
Anticipated expiration legal-status Critical
Expired - Fee Related legal-status Critical Current

Links

Landscapes

  • Recrystallisation Techniques (AREA)

Abstract

<P>PROBLEM TO BE SOLVED: To provide a method for manufacturing a large-area single-crystal silicon substrate. <P>SOLUTION: In this method for manufacturing a large-area single-crystal silicon substrate, single-crystal silicon thin films 12 are peeled from a single- crystal silicon wafer 11, a plurality of single-crystal silicon thin films 12 are attached to the surface of a glass substrate 21 with their crystal orientations lines up, and an amorphous silicon film 31 is formed on the surface of the glass substrate 21 to cover the whole single-crystal silicon thin films 12, the surface of the amorphous silicon film 31 is etched to expose surfaces 12a of the single-crystal silicon thin films 12, and a residual amorphous silicon film 41 is crystallized along the lines of the crystal orientations of the single-crystal silicon thin films 12 to form a single-crystal silicon thin film 51 on the whole surface of the glass substrate 21. <P>COPYRIGHT: (C)2004,JPO

Description

【発明の詳細な説明】Detailed Description of the Invention

【0001】[0001]

【発明の属する技術分野】本発明は、大面積単結晶シリ
コン基板の製造方法に係り、特に、大面積のガラス基板
表面に単結晶シリコン薄膜を製造する方法に関するもの
である。
BACKGROUND OF THE INVENTION 1. Field of the Invention The present invention relates to a method for manufacturing a large area single crystal silicon substrate, and more particularly to a method for manufacturing a single crystal silicon thin film on the surface of a large area glass substrate.

【0002】[0002]

【従来の技術】近年、パソコン、携帯情報端末、及びテ
レビ等の表示手段として液晶ディスプレイの需要が高ま
っている。現在、液晶ディスプレイの駆動回路・制御回
路等を構成する薄膜トランジスタ(TFT)は、主に、
ガラス基板上に多結晶シリコン(特に、低温ポリシリコ
ン)膜を形成してなるものである。低温ポリシリコン膜
は、ガラス基板表面に形成したアモルファスシリコン膜
をエキシマレーザ等によって結晶化させることで形成さ
れ、近年では、粒径が数μm以上という大粒径結晶構造
の、低温ポリシリコン結晶粒が得られている。
2. Description of the Related Art In recent years, there has been an increasing demand for liquid crystal displays as display means for personal computers, personal digital assistants, televisions and the like. Currently, thin film transistors (TFTs) that make up drive circuits and control circuits of liquid crystal displays are mainly
It is formed by forming a polycrystalline silicon (particularly low temperature polysilicon) film on a glass substrate. The low-temperature polysilicon film is formed by crystallizing an amorphous silicon film formed on the surface of a glass substrate by an excimer laser or the like, and in recent years, a low-temperature polysilicon crystal grain having a large grain size crystal structure with a grain size of several μm or more. Has been obtained.

【0003】この低温ポリシリコン膜は、結晶粒成長の
際に種結晶を用いていないため、各結晶粒の結晶方位は
それぞれバラバラで、不揃いである。ここで、ガラス基
板表面に形成するシリコン膜として好ましいものは、各
結晶粒の結晶方位の揃ったシリコン膜、理想的には単結
晶シリコン膜である。
Since this low-temperature polysilicon film does not use a seed crystal during crystal grain growth, the crystal orientation of each crystal grain is different and non-uniform. Here, a preferable silicon film formed on the surface of the glass substrate is a silicon film in which the crystal orientation of each crystal grain is uniform, and ideally a single crystal silicon film.

【0004】近年、絶縁基板の表面に、単結晶のシリコ
ンウェハから剥離させた単結晶シリコン薄膜を接合する
ことにより、絶縁基板表面が単結晶シリコン薄膜で覆わ
れたSOI(Silicon On Insulator)ウェハを製造する
方法が提案されている(特開平11−145438号公
報等参照)。
In recent years, an SOI (Silicon On Insulator) wafer in which the surface of an insulating substrate is covered with a single crystal silicon thin film is formed by bonding a single crystal silicon thin film separated from a single crystal silicon wafer to the surface of the insulating substrate. A manufacturing method has been proposed (see JP-A No. 11-145438, etc.).

【0005】[0005]

【発明が解決しようとする課題】ところで、現行の単結
晶シリコンウェハはその径が最大でφ12インチ(約φ
300mm)であることから、単結晶シリコン薄膜の径
もφ12インチが限界である。これに対して、液晶ディ
スプレイなどで用いられている大面積のガラス基板は、
そのサイズが、例えば600mm×720mmもあり、
単結晶シリコンウェハと比較して面積が非常に大きい。
このため、従来、大面積のガラス基板表面を単結晶シリ
コン薄膜で覆ったSOIウェハは、製造することができ
なかった。
By the way, the current single crystal silicon wafer has a maximum diameter of 12 inches (about φ).
The diameter of the single crystal silicon thin film is limited to φ12 inches. On the other hand, large-area glass substrates used in liquid crystal displays, etc.
Its size is, for example, 600mm x 720mm,
The area is very large compared to a single crystal silicon wafer.
Therefore, conventionally, an SOI wafer in which the surface of a glass substrate having a large area is covered with a single crystal silicon thin film cannot be manufactured.

【0006】以上の事情を考慮して創案された本発明の
目的は、大面積のガラス基板を用いた大面積単結晶シリ
コン基板の製造方法を提供することにある。
An object of the present invention, which was conceived in consideration of the above circumstances, is to provide a method for manufacturing a large area single crystal silicon substrate using a large area glass substrate.

【0007】[0007]

【課題を解決するための手段】上記目的を達成すべく本
発明に係る大面積単結晶シリコン基板の製造方法は、単
結晶シリコンウェハから単結晶シリコン薄膜を剥離形成
し、その単結晶シリコン薄膜を複数枚、結晶方位を揃え
てガラス基板表面に貼設し、その後、ガラス基板表面に
アモルファスシリコン膜を形成して各単結晶シリコン薄
膜全体を覆い、その後、アモルファスシリコン膜の表面
にエッチング処理を施して各単結晶シリコン薄膜の表面
を露出させ、その後、残りのアモルファスシリコン膜を
各単結晶シリコン薄膜の結晶方位に倣って単結晶化する
結晶化処理を施し、ガラス基板の表面全面に単結晶シリ
コン薄膜を形成するものである。
In order to achieve the above object, a method for manufacturing a large-area single crystal silicon substrate according to the present invention is to separate a single crystal silicon thin film from a single crystal silicon wafer to form the single crystal silicon thin film. A plurality of sheets are attached to the glass substrate surface with the crystal orientations aligned, and then an amorphous silicon film is formed on the glass substrate surface to cover each single crystal silicon thin film, and then the surface of the amorphous silicon film is subjected to etching treatment. To expose the surface of each single-crystal silicon thin film, and then subject the remaining amorphous silicon film to single-crystallization in accordance with the crystal orientation of each single-crystal silicon thin film, and then the single-crystal silicon on the entire surface of the glass substrate. It forms a thin film.

【0008】また、上記エッチング処理後、各単結晶シ
リコン薄膜とアモルファスシリコン膜との界面へのレー
ザ照射を順次繰り返して結晶化処理を施してもよい。
After the etching process, the crystallization process may be performed by sequentially repeating laser irradiation to the interface between each single crystal silicon thin film and the amorphous silicon film.

【0009】また、上記エッチング処理後、ガラス基板
全体を加熱炉内で加熱して結晶化処理を施してもよい。
After the above etching treatment, the entire glass substrate may be heated in a heating furnace for crystallization treatment.

【0010】また、上記結晶化処理後、単結晶シリコン
薄膜の表面全面に平滑化処理を施してもよい。
After the crystallization process, the entire surface of the single crystal silicon thin film may be smoothed.

【0011】以上の方法によれば、大面積のガラス基板
であっても、その表面に単結晶のシリコン薄膜を形成す
ることができる。
According to the above method, a single crystal silicon thin film can be formed on the surface of a glass substrate having a large area.

【0012】[0012]

【発明の実施の形態】以下、本発明の好適一実施の形態
を添付図面に基いて説明する。
DETAILED DESCRIPTION OF THE PREFERRED EMBODIMENT A preferred embodiment of the present invention will be described below with reference to the accompanying drawings.

【0013】第1の実施の形態に係る大面積単結晶シリ
コン基板の製造方法を説明するための斜視概略図を図1
〜図5に示す。
FIG. 1 is a schematic perspective view for explaining a method of manufacturing a large-area single crystal silicon substrate according to the first embodiment.
~ Shown in FIG.

【0014】本実施の形態に係る大面積単結晶シリコン
基板の製造方法は、先ず、図1(a)に示すように、水
素イオン剥離法(スマートカット法)により、単結晶シ
リコンウェハ11の表面から水素イオンを注入し、ウェ
ハ11内部に水素イオンを浸入させて微小気泡層(図示
せず)を形成する。その後、ウェハ11に熱処理を施
し、結晶の再配列と気泡の凝集とによって、微小気泡層
を劈開面として膜厚が数十nm〜1μmの単結晶シリコ
ン薄膜12を剥離形成する。その後、図1(b)に示す
ように、単結晶シリコン薄膜12を所定形状、例えば、
図1(b)中では矩形状に切断する。
In the method of manufacturing a large area single crystal silicon substrate according to the present embodiment, first, as shown in FIG. 1A, the surface of the single crystal silicon wafer 11 is formed by a hydrogen ion stripping method (smart cut method). Hydrogen ions are injected from the inside to inject the hydrogen ions into the inside of the wafer 11 to form a fine bubble layer (not shown). Then, the wafer 11 is heat-treated to rearrange the crystals and agglomerate the bubbles to form a single crystal silicon thin film 12 having a film thickness of several tens of nm to 1 μm with the microbubble layer as a cleavage plane. Thereafter, as shown in FIG. 1B, the single crystal silicon thin film 12 is formed into a predetermined shape, for example,
In FIG. 1B, it is cut into a rectangular shape.

【0015】その後、図2に示すように、複数枚(図2
中では4枚)の単結晶シリコン薄膜12を、結晶方位を
揃えてガラス基板21の表面に貼設する。この時、結晶
方位を揃えることなくガラス基板21の表面に各単結晶
シリコン薄膜12を貼設すると、後述するアモルファス
シリコン部32を再結晶化する際、各単結晶シリコン薄
膜12の界面にミスフィット(不整合)が生じるために
好ましくない。ここでいうガラス基板21は、石英基板
(シリコン基板)を含む広義のものである。
After that, as shown in FIG. 2, a plurality of sheets (see FIG.
The four single crystal silicon thin films 12 are attached to the surface of the glass substrate 21 with their crystal orientations aligned. At this time, if each single crystal silicon thin film 12 is adhered to the surface of the glass substrate 21 without aligning the crystal orientation, when recrystallizing the amorphous silicon portion 32 described later, it is misfit to the interface of each single crystal silicon thin film 12. (Mismatch) occurs, which is not preferable. The glass substrate 21 referred to here is in a broad sense including a quartz substrate (silicon substrate).

【0016】その後、図3に示すように、ガラス基板2
1の表面に、蒸着などの方法により、各単結晶シリコン
薄膜12全体を覆うようにアモルファスシリコン膜31
を形成する。
Thereafter, as shown in FIG. 3, the glass substrate 2
Amorphous silicon film 31 is formed on the surface of No. 1 by vapor deposition or the like so as to cover the entire single crystal silicon thin film 12.
To form.

【0017】その後、アモルファスシリコン膜31の表
面にエッチング処理を施して、図4に示すように、各単
結晶シリコン薄膜12の表面12aを露出させること
で、各単結晶シリコン薄膜12の周りにアモルファスシ
リコン部(残りのアモルファスシリコン膜31)41を
形成、即ち、各単結晶シリコン薄膜12の周りをアモル
ファスシリコン部41が取り囲んだ表面部42を形成す
る。
Thereafter, the surface of the amorphous silicon film 31 is subjected to an etching treatment to expose the surface 12a of each single crystal silicon thin film 12 as shown in FIG. A silicon portion (remaining amorphous silicon film 31) 41 is formed, that is, a surface portion 42 in which the amorphous silicon portion 41 surrounds each single crystal silicon thin film 12 is formed.

【0018】その後、アモルファスシリコン部41に対
して結晶化処理を施し、アモルファスシリコン部41を
各単結晶シリコン薄膜12の結晶方位に倣って単結晶化
する。具体的には、各単結晶シリコン薄膜12とアモル
ファスシリコン部41との境界部にエキシマレーザなど
のレーザ源からレーザを照射する。このレーザの照射に
よって、レーザ照射されたアモルファスシリコン部41
は溶融し、その後の急冷によって再結晶化する。この再
結晶時、各単結晶シリコン薄膜12が種結晶として作用
するため、溶融されたアモルファスシリコン部41は、
各単結晶シリコン薄膜12と同じ結晶方位で単結晶成長
する。
After that, the amorphous silicon portion 41 is subjected to a crystallization treatment, and the amorphous silicon portion 41 is single-crystallized in accordance with the crystal orientation of each single-crystal silicon thin film 12. Specifically, the boundary between each single crystal silicon thin film 12 and the amorphous silicon portion 41 is irradiated with a laser from a laser source such as an excimer laser. By the laser irradiation, the amorphous silicon portion 41 irradiated by the laser is irradiated.
Melts and is recrystallized by subsequent quenching. During this recrystallization, each single crystal silicon thin film 12 acts as a seed crystal, so that the melted amorphous silicon portion 41 is
A single crystal is grown in the same crystal orientation as each single crystal silicon thin film 12.

【0019】その後、各単結晶シリコン薄膜12とアモ
ルファスシリコン部41との境界部から各単結晶シリコ
ン薄膜12の中間部に向かって、順次、照射域を移動さ
せながらレーザ照射することで、アモルファスシリコン
部41が全て単結晶化し、図5に示すように、ガラス基
板21の表面全面に単結晶シリコン薄膜51が形成され
る。ここで、各単結晶シリコン薄膜12の結晶方位が全
て同一であった場合、各単結晶シリコン薄膜12の界面
においてミスフィット(不整合)が生じることはなく、
単結晶シリコン薄膜51は完全な単結晶体となる。
Thereafter, laser irradiation is performed while sequentially moving the irradiation area from the boundary portion between each single crystal silicon thin film 12 and the amorphous silicon portion 41 toward the middle portion of each single crystal silicon thin film 12, whereby amorphous silicon is obtained. The portion 41 is entirely made into a single crystal, and a single crystal silicon thin film 51 is formed on the entire surface of the glass substrate 21 as shown in FIG. Here, when the crystal orientations of the single crystal silicon thin films 12 are all the same, no misfit (mismatch) occurs at the interface of the single crystal silicon thin films 12,
The single crystal silicon thin film 51 becomes a complete single crystal.

【0020】最後に、単結晶シリコン薄膜51の表面
に、適宜、CMP(Chemical Mechanical Polishing)
等による平滑処理を施して平滑化を図り、任意の膜厚t
の単結晶シリコン薄膜51を得る。
Finally, CMP (Chemical Mechanical Polishing) is appropriately performed on the surface of the single crystal silicon thin film 51.
A smoothing process is performed to achieve smoothness, and an arbitrary film thickness t
A single crystal silicon thin film 51 of is obtained.

【0021】ここで、各単結晶シリコン薄膜12の形
状、サイズ、及び配置間隔、つまり表面部42に占める
アモルファスシリコン部41の割合によって、アモルフ
ァスシリコン部41の単結晶化の可否が左右されること
はなく、単結晶シリコン薄膜12同士の配置間隔が非常
に大きくても、アモルファスシリコン部41を単結晶化
することができる。また、各単結晶シリコン薄膜12同
士の配置間隔を数μm程度に制御することができた場
合、レーザを1ショット照射するだけでアモルファスシ
リコン部41を単結晶化することができる。
Whether or not the amorphous silicon portion 41 can be single-crystallized depends on the shape, size, and arrangement interval of each single-crystal silicon thin film 12, that is, the ratio of the amorphous silicon portion 41 to the surface portion 42. Even if the arrangement interval between the single crystal silicon thin films 12 is very large, the amorphous silicon portion 41 can be single crystallized. Further, when the arrangement interval between the single crystal silicon thin films 12 can be controlled to about several μm, the amorphous silicon portion 41 can be single crystallized by only irradiating the laser with one shot.

【0022】表面部42に占めるアモルファスシリコン
部41の割合は、特に限定するものではないが、アモル
ファスシリコン部41を単結晶化するのに要する時間を
短くするためにも、表面部42に占めるアモルファスシ
リコン部41の割合は小さい方が好ましい。このため、
その割合が小さくなるように、各単結晶シリコン薄膜1
2の形状、サイズ、及び配置間隔を調整することが好ま
しい。
The proportion of the amorphous silicon portion 41 in the surface portion 42 is not particularly limited, but in order to shorten the time required to single-crystallize the amorphous silicon portion 41, the amorphous portion in the surface portion 42 is occupied. It is preferable that the proportion of the silicon portion 41 is small. For this reason,
Each single crystal silicon thin film 1 so that the ratio becomes small.
It is preferable to adjust the shape, size, and arrangement interval of the two.

【0023】単結晶シリコン薄膜51の膜厚tは、各単
結晶シリコン薄膜12の膜厚以下であり、できるだけ薄
い方が好ましいが、特に限定するものではなく、例え
ば、50〜100nm程度である。この膜厚tは、エッ
チング処理及び/又は平滑処理によって任意に調整可能
である。
The film thickness t of the single crystal silicon thin film 51 is equal to or less than the film thickness of each single crystal silicon thin film 12 and is preferably as thin as possible, but is not particularly limited and is, for example, about 50 to 100 nm. This film thickness t can be arbitrarily adjusted by an etching process and / or a smoothing process.

【0024】レーザ源としては、パルス発振レーザ又は
連続発振レーザ(CWレーザ)のいずれを用いてもよ
い。
As the laser source, either a pulsed laser or a continuous wave laser (CW laser) may be used.

【0025】以上、本実施の形態の製造方法によれば、
シリコンウェハと比較して面積が大きい大面積のガラス
基板であっても、その表面に単結晶シリコン薄膜を形成
することができる。
As described above, according to the manufacturing method of the present embodiment,
Even with a large-area glass substrate having a larger area than a silicon wafer, a single crystal silicon thin film can be formed on the surface thereof.

【0026】また、本実施の形態の製造方法により得ら
れた大面積単結晶シリコン基板は、各種の表示手段の下
地シリコン基板などとして用いることができ、その適用
範囲は広い。
Further, the large area single crystal silicon substrate obtained by the manufacturing method of the present embodiment can be used as a base silicon substrate for various display means, and its applicable range is wide.

【0027】次に、本発明の他の実施の形態を添付図面
に基いて説明する。
Next, another embodiment of the present invention will be described with reference to the accompanying drawings.

【0028】前実施の形態においては、アモルファスシ
リコン部41を各単結晶シリコン薄膜12の結晶方位に
倣って単結晶化する際、各単結晶シリコン薄膜12とア
モルファスシリコン部41との境界部にレーザを照射す
ることで、結晶化処理を行っていた。
In the previous embodiment, when the amorphous silicon portion 41 is single-crystallized according to the crystal orientation of each single crystal silicon thin film 12, a laser is provided at the boundary between each single crystal silicon thin film 12 and the amorphous silicon portion 41. The crystallization process was performed by irradiating with.

【0029】これに対して、第2の実施の形態に係る大
面積単結晶シリコン基板の製造方法は、エッチング処理
後のガラス基板21、即ち表面部42を有する基板21
(図4参照)を加熱炉内で加熱して結晶化処理を行うも
のである。具体的には、加熱炉内で基板21全体を加熱
処理することによって、表面部42におけるアモルファ
スシリコン部41が溶融する。その後、基板21を加熱
炉内から取り出して冷却することによって、溶融したア
モルファスシリコン部41が、各単結晶シリコン薄膜1
2を種結晶として再結晶化し、溶融されたアモルファス
シリコン部41は単結晶シリコンとして成長する。これ
によって、アモルファスシリコン部41が全て単結晶化
し、図5に示すように、ガラス基板21の表面全面に、
膜厚tの単結晶シリコン薄膜51が形成される。ここ
で、この時の冷却速度は、溶融したアモルファスシリコ
ン部41が、再びアモルファス化することなく結晶成長
する程度の冷却速度であれば特に限定するものではな
い。
On the other hand, in the method of manufacturing a large-area single crystal silicon substrate according to the second embodiment, the glass substrate 21 after the etching treatment, that is, the substrate 21 having the surface portion 42.
(See FIG. 4) is heated in a heating furnace for crystallization treatment. Specifically, by heating the entire substrate 21 in the heating furnace, the amorphous silicon portion 41 on the surface portion 42 is melted. After that, the substrate 21 is taken out of the heating furnace and cooled, so that the melted amorphous silicon portion 41 is removed from each single crystal silicon thin film 1.
2 is recrystallized by using 2 as a seed crystal, and the melted amorphous silicon portion 41 grows as single crystal silicon. As a result, the amorphous silicon portion 41 is entirely made into a single crystal, and as shown in FIG.
A single crystal silicon thin film 51 having a film thickness t is formed. Here, the cooling rate at this time is not particularly limited as long as it is a cooling rate at which the melted amorphous silicon portion 41 is crystallized without becoming amorphous again.

【0030】加熱処理としては、基板21全体を加熱炉
内で加熱する方法以外に、表面部42のみを加熱し、か
つ、各単結晶シリコン薄膜12とアモルファスシリコン
部41との境界部から各単結晶シリコン薄膜12の中間
部に向かって、順次、溶融域を移動させながら加熱する
帯域溶融法(zone melting)を用いてもよい。
As the heat treatment, in addition to the method of heating the entire substrate 21 in the heating furnace, only the surface portion 42 is heated, and each single crystal silicon thin film 12 and the amorphous silicon portion 41 are separated from the boundary portion. You may use the zone melting method (zone melting) which heats, moving a melting zone one by one toward the middle part of the crystalline silicon thin film 12.

【0031】本実施の形態においても、前実施の形態と
同様の作用効果が得られることは言うまでもない。
It is needless to say that the same effects as those of the previous embodiment can be obtained in this embodiment as well.

【0032】以上、本発明の実施の形態は、上述した実
施の形態に限定されるものではなく、他にも種々のもの
が想定されることは言うまでもない。
It is needless to say that the embodiments of the present invention are not limited to the above-mentioned embodiments but various other embodiments are possible.

【0033】[0033]

【発明の効果】以上要するに本発明によれば、大面積の
ガラス基板であっても、その表面に単結晶のシリコン薄
膜を形成することができるという優れた効果を発揮す
る。
In summary, according to the present invention, the excellent effect that a single crystal silicon thin film can be formed on the surface of a glass substrate having a large area is exhibited.

【図面の簡単な説明】[Brief description of drawings]

【図1】第1の実施の形態に係る大面積単結晶シリコン
基板の製造方法における単結晶シリコン薄膜の剥離工程
を説明するための斜視概略図である。図1(a)はシリ
コンウェハの斜視図、図1(b)は単結晶シリコン薄膜
の平面図である。
FIG. 1 is a perspective schematic view for explaining a step of peeling a single crystal silicon thin film in a method of manufacturing a large area single crystal silicon substrate according to a first embodiment. FIG. 1A is a perspective view of a silicon wafer, and FIG. 1B is a plan view of a single crystal silicon thin film.

【図2】第1の実施の形態に係る大面積単結晶シリコン
基板の製造方法における単結晶シリコン薄膜の貼り付け
工程を説明するための斜視概略図である。
FIG. 2 is a schematic perspective view for explaining a step of attaching a single crystal silicon thin film in the method of manufacturing a large area single crystal silicon substrate according to the first embodiment.

【図3】第1の実施の形態に係る大面積単結晶シリコン
基板の製造方法におけるアモルファスシリコン膜の形成
工程を説明するための斜視概略図である。
FIG. 3 is a schematic perspective view for explaining a step of forming an amorphous silicon film in the method of manufacturing a large area single crystal silicon substrate according to the first embodiment.

【図4】第1の実施の形態に係る大面積単結晶シリコン
基板の製造方法におけるエッチング工程を説明するため
の斜視概略図である。
FIG. 4 is a schematic perspective view for explaining an etching step in the method of manufacturing a large-area single crystal silicon substrate according to the first embodiment.

【図5】第1の実施の形態に係る大面積単結晶シリコン
基板の斜視概略図である。
FIG. 5 is a schematic perspective view of a large-area single crystal silicon substrate according to the first embodiment.

【符号の説明】[Explanation of symbols]

11 単結晶シリコンウェハ 12 単結晶シリコン薄膜 12a 単結晶シリコン薄膜表面 21 ガラス基板 31 アモルファスシリコン膜 41 アモルファスシリコン部(残りのアモルファスシ
リコン膜) 51 単結晶シリコン薄膜
11 Single Crystal Silicon Wafer 12 Single Crystal Silicon Thin Film 12a Single Crystal Silicon Thin Film Surface 21 Glass Substrate 31 Amorphous Silicon Film 41 Amorphous Silicon Part (Remaining Amorphous Silicon Film) 51 Single Crystal Silicon Thin Film

───────────────────────────────────────────────────── フロントページの続き (72)発明者 村山 隆彦 東京都江東区豊洲三丁目1番15号 石川島 播磨重工業株式会社東京エンジニアリング センター内 (72)発明者 石井 幹人 東京都江東区豊洲三丁目1番15号 石川島 播磨重工業株式会社東京エンジニアリング センター内 (72)発明者 西田 健一郎 東京都江東区豊洲三丁目1番15号 石川島 播磨重工業株式会社東京エンジニアリング センター内 (72)発明者 正木 みゆき 東京都江東区豊洲三丁目1番15号 石川島 播磨重工業株式会社東京エンジニアリング センター内 Fターム(参考) 5F052 AA02 AA17 BB07 DA02 DB04 EA11 FA00 GA02 GC03 GC05 HA03 JA01 KA01    ─────────────────────────────────────────────────── ─── Continued front page    (72) Inventor Takahiko Murayama             3-15 Toyosu, Koto-ku, Tokyo Ishikawajima             Harima Heavy Industries Tokyo Engineering Co., Ltd.             In the center (72) Inventor Mikito Ishii             3-15 Toyosu, Koto-ku, Tokyo Ishikawajima             Harima Heavy Industries Tokyo Engineering Co., Ltd.             In the center (72) Inventor Kenichiro Nishida             3-15 Toyosu, Koto-ku, Tokyo Ishikawajima             Harima Heavy Industries Tokyo Engineering Co., Ltd.             In the center (72) Inventor Miyuki Masaki             3-15 Toyosu, Koto-ku, Tokyo Ishikawajima             Harima Heavy Industries Tokyo Engineering Co., Ltd.             In the center F-term (reference) 5F052 AA02 AA17 BB07 DA02 DB04                       EA11 FA00 GA02 GC03 GC05                       HA03 JA01 KA01

Claims (4)

【特許請求の範囲】[Claims] 【請求項1】 単結晶シリコンウェハから単結晶シリコ
ン薄膜を剥離形成し、その単結晶シリコン薄膜を複数
枚、結晶方位を揃えてガラス基板表面に貼設し、その
後、ガラス基板表面にアモルファスシリコン膜を形成し
て各単結晶シリコン薄膜全体を覆い、その後、アモルフ
ァスシリコン膜の表面にエッチング処理を施して各単結
晶シリコン薄膜の表面を露出させ、その後、残りのアモ
ルファスシリコン膜を各単結晶シリコン薄膜の結晶方位
に倣って単結晶化する結晶化処理を施し、ガラス基板の
表面全面に単結晶シリコン薄膜を形成することを特徴と
する大面積単結晶シリコン基板の製造方法。
1. A single crystal silicon thin film is formed by peeling from a single crystal silicon wafer, and a plurality of the single crystal silicon thin films are adhered to a glass substrate surface with their crystal orientations aligned, and then an amorphous silicon film is formed on the glass substrate surface. To cover the entire single crystal silicon thin film, and then the surface of the amorphous silicon film is subjected to an etching process to expose the surface of each single crystal silicon thin film, and then the remaining amorphous silicon film is replaced with each single crystal silicon thin film. The method for producing a large-area single crystal silicon substrate, which comprises subjecting a single crystal silicon thin film to the entire surface of a glass substrate by performing a crystallization process for single crystallization according to the crystal orientation of.
【請求項2】 上記エッチング処理後、各単結晶シリコ
ン薄膜とアモルファスシリコン膜との界面へのレーザ照
射を順次繰り返して結晶化処理を施す請求項1記載の大
面積単結晶シリコン基板の製造方法。
2. The method for producing a large area single crystal silicon substrate according to claim 1, wherein after the etching treatment, laser irradiation is sequentially repeated on the interface between each single crystal silicon thin film and the amorphous silicon film to perform the crystallization treatment.
【請求項3】 上記エッチング処理後、ガラス基板全体
を加熱炉内で加熱して結晶化処理を施す請求項1記載の
大面積単結晶シリコン基板の製造方法。
3. The method for producing a large area single crystal silicon substrate according to claim 1, wherein after the etching treatment, the entire glass substrate is heated in a heating furnace to be crystallized.
【請求項4】 上記結晶化処理後、単結晶シリコン薄膜
の表面全面に平滑化処理を施す請求項1から3いずれか
に記載の大面積単結晶シリコン基板の製造方法。
4. The method for producing a large-area single crystal silicon substrate according to claim 1, wherein after the crystallization treatment, a smoothing treatment is performed on the entire surface of the single crystal silicon thin film.
JP2002128582A 2002-04-30 2002-04-30 Manufacturing method of large area single crystal silicon substrate Expired - Fee Related JP4103447B2 (en)

Priority Applications (1)

Application Number Priority Date Filing Date Title
JP2002128582A JP4103447B2 (en) 2002-04-30 2002-04-30 Manufacturing method of large area single crystal silicon substrate

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
JP2002128582A JP4103447B2 (en) 2002-04-30 2002-04-30 Manufacturing method of large area single crystal silicon substrate

Publications (2)

Publication Number Publication Date
JP2003324188A true JP2003324188A (en) 2003-11-14
JP4103447B2 JP4103447B2 (en) 2008-06-18

Family

ID=29542288

Family Applications (1)

Application Number Title Priority Date Filing Date
JP2002128582A Expired - Fee Related JP4103447B2 (en) 2002-04-30 2002-04-30 Manufacturing method of large area single crystal silicon substrate

Country Status (1)

Country Link
JP (1) JP4103447B2 (en)

Cited By (33)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JP2008270772A (en) * 2007-03-26 2008-11-06 Semiconductor Energy Lab Co Ltd Soi substrate and manufacturing method thereof
WO2008149699A1 (en) * 2007-06-01 2008-12-11 Semiconductor Energy Laboratory Co., Ltd. Manufacturing method of semiconductor substrate and semiconductor device
JP2008311621A (en) * 2007-05-11 2008-12-25 Semiconductor Energy Lab Co Ltd Manufacturing method of soi substrate and manufacturing method of semiconductor device
WO2009001836A1 (en) * 2007-06-28 2008-12-31 Semiconductor Energy Laboratory Co., Ltd. Manufacturing method of semiconductor device
JP2009003434A (en) * 2007-05-18 2009-01-08 Semiconductor Energy Lab Co Ltd Semiconductor device and method for manufacturing the same
JP2009033139A (en) * 2007-06-29 2009-02-12 Semiconductor Energy Lab Co Ltd Method for manufacturing semiconductor device
WO2009028399A1 (en) * 2007-08-24 2009-03-05 Sumco Corporation Semiconductor wafer and method for manufacturing the same
JP2009065134A (en) * 2007-08-10 2009-03-26 Semiconductor Energy Lab Co Ltd Method of manufacturing soi substrate, and method of manufacturing semiconductor apparatus
JP2009135451A (en) * 2007-10-23 2009-06-18 Semiconductor Energy Lab Co Ltd Semiconductor substrate, display panel, and method of manufacturing display
JP2009194374A (en) * 2008-01-16 2009-08-27 Semiconductor Energy Lab Co Ltd Heat treatment apparatus and method for manufacturing soi substrate using the heat treatment apparatus
JP2009212505A (en) * 2008-02-06 2009-09-17 Semiconductor Energy Lab Co Ltd Method of manufacturing soi substrate
JP2010087345A (en) * 2008-10-01 2010-04-15 Semiconductor Energy Lab Co Ltd Manufacturing method of semiconductor substrate
US7776718B2 (en) 2007-06-25 2010-08-17 Semiconductor Energy Laboratory Co., Ltd. Method of manufacturing semiconductor substrate with reduced gap size between single-crystalline layers
JP2010251725A (en) * 2009-03-24 2010-11-04 Semiconductor Energy Lab Co Ltd Method of manufacturing soi substrate
US7829431B2 (en) 2007-07-13 2010-11-09 Semiconductor Energy Laboratory Co., Ltd. Method for manufacturing a SOI with plurality of single crystal substrates
US7964429B2 (en) 2007-11-01 2011-06-21 Semiconductor Energy Laboratory Co., Ltd. Method for manufacturing photoelectric conversion device
US8044296B2 (en) 2007-04-13 2011-10-25 Semiconductor Energy Laboratory Co., Ltd. Photovoltaic device and method for manufacturing the same
US8048728B2 (en) 2007-04-13 2011-11-01 Semiconductor Energy Laboratory Co., Ltd. Display device, method for manufacturing display device, and SOI substrate
WO2011142288A1 (en) * 2010-05-14 2011-11-17 住友電気工業株式会社 Semiconductor device, bonded substrate, and manufacturing methods therefor
US8101466B2 (en) 2007-03-26 2012-01-24 Semiconductor Energy Laboratory Co., Ltd. SOI substrate and method for manufacturing SOI substrate
WO2012053252A1 (en) * 2010-10-18 2012-04-26 住友電気工業株式会社 Composite substrate having silicon carbide substrate
WO2012053254A1 (en) * 2010-10-18 2012-04-26 住友電気工業株式会社 Method for manufacturing composite substrate having silicon carbide substrate
WO2012060430A1 (en) * 2010-11-05 2012-05-10 シャープ株式会社 Semiconductor substrate, method for manufacturing semiconductor substrate, thin-film transistor, semiconductor circuit, liquid crystal display device, electroluminescent device, wireless communication device, and light-emitting device
WO2012105367A1 (en) * 2011-02-02 2012-08-09 信越化学工業株式会社 Method for manufacturing soi wafer
US8278713B2 (en) 2008-03-28 2012-10-02 Semiconductor Energy Laboratory Co., Ltd. Display device and manufacturing method thereof
US8394655B2 (en) 2007-11-09 2013-03-12 Semiconductor Energy Laboratory Co., Ltd. Photoelectric conversion device and method for manufacturing the same
US8431451B2 (en) 2007-06-29 2013-04-30 Semicondutor Energy Laboratory Co., Ltd. Display device and method for manufacturing the same
US8598013B2 (en) 2007-10-10 2013-12-03 Semiconductor Energy Laboratory Co., Ltd. Method for manufacturing SOI substrate and semiconductor device
WO2014020906A1 (en) * 2012-07-30 2014-02-06 住友化学株式会社 Method for manufacturing composite substrate and method for manufacturing semiconductor crystal layer formation substrate
US8828844B2 (en) 2007-10-10 2014-09-09 Semiconductor Energy Laboratory Co., Ltd. Manufacturing method of SOI substrate
US8828789B2 (en) 2007-04-06 2014-09-09 Semiconductor Energy Laboratory Co., Ltd. Photovoltaic device and method for manufacturing the same
US8994009B2 (en) 2011-09-07 2015-03-31 Semiconductor Energy Laboratory Co., Ltd. Photoelectric conversion device
US9029184B2 (en) 2008-03-28 2015-05-12 Semiconductor Energy Laboratory Co., Ltd. Photoelectric conversion device and method for manufacturing the same

Citations (9)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPS5950515A (en) * 1982-09-16 1984-03-23 Toshiba Corp Manufacture of semiconductor thin film
JPS6461943A (en) * 1987-09-02 1989-03-08 Seiko Epson Corp Semiconductor device and manufacture thereof
JPH01184927A (en) * 1988-01-20 1989-07-24 Fujitsu Ltd Manufacture of large area semiconductor substrate
JPH01270311A (en) * 1988-04-22 1989-10-27 Seiko Epson Corp Thin film formation
JPH04298020A (en) * 1991-03-26 1992-10-21 Toshiba Corp Manufacture of silicon thin film crystal
JPH0618926A (en) * 1992-07-02 1994-01-28 Sharp Corp Large-sized substrate for liquid crystal display and its production
JPH0832038A (en) * 1994-07-15 1996-02-02 Komatsu Electron Metals Co Ltd Manufacture of stuck soi substrate and stuck soi substrate
JPH11145438A (en) * 1997-11-13 1999-05-28 Shin Etsu Handotai Co Ltd Method of manufacturing soi wafer and soi wafer manufactured by the method
JP2003257804A (en) * 2002-02-27 2003-09-12 Sony Corp Composite substrate and substrate manufacturing method

Patent Citations (9)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPS5950515A (en) * 1982-09-16 1984-03-23 Toshiba Corp Manufacture of semiconductor thin film
JPS6461943A (en) * 1987-09-02 1989-03-08 Seiko Epson Corp Semiconductor device and manufacture thereof
JPH01184927A (en) * 1988-01-20 1989-07-24 Fujitsu Ltd Manufacture of large area semiconductor substrate
JPH01270311A (en) * 1988-04-22 1989-10-27 Seiko Epson Corp Thin film formation
JPH04298020A (en) * 1991-03-26 1992-10-21 Toshiba Corp Manufacture of silicon thin film crystal
JPH0618926A (en) * 1992-07-02 1994-01-28 Sharp Corp Large-sized substrate for liquid crystal display and its production
JPH0832038A (en) * 1994-07-15 1996-02-02 Komatsu Electron Metals Co Ltd Manufacture of stuck soi substrate and stuck soi substrate
JPH11145438A (en) * 1997-11-13 1999-05-28 Shin Etsu Handotai Co Ltd Method of manufacturing soi wafer and soi wafer manufactured by the method
JP2003257804A (en) * 2002-02-27 2003-09-12 Sony Corp Composite substrate and substrate manufacturing method

Cited By (58)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US8222117B2 (en) 2007-03-26 2012-07-17 Semiconductor Energy Laboratory Co., Ltd. SOI substrate and method for manufacturing SOI substrate
JP2008270772A (en) * 2007-03-26 2008-11-06 Semiconductor Energy Lab Co Ltd Soi substrate and manufacturing method thereof
US8101466B2 (en) 2007-03-26 2012-01-24 Semiconductor Energy Laboratory Co., Ltd. SOI substrate and method for manufacturing SOI substrate
US9111997B2 (en) 2007-03-26 2015-08-18 Semiconductor Energy Laboratory Co., Ltd. SOI substrate and method for manufacturing SOI substrate
US8828789B2 (en) 2007-04-06 2014-09-09 Semiconductor Energy Laboratory Co., Ltd. Photovoltaic device and method for manufacturing the same
US8048728B2 (en) 2007-04-13 2011-11-01 Semiconductor Energy Laboratory Co., Ltd. Display device, method for manufacturing display device, and SOI substrate
US8748243B2 (en) 2007-04-13 2014-06-10 Semiconductor Energy Laboratory Co., Ltd. Display device, method for manufacturing display device, and SOI substrate
US8415231B2 (en) 2007-04-13 2013-04-09 Semiconductor Energy Laboratory Co., Ltd. Photovoltaic device and method for manufacturing the same
US8044296B2 (en) 2007-04-13 2011-10-25 Semiconductor Energy Laboratory Co., Ltd. Photovoltaic device and method for manufacturing the same
JP2008311621A (en) * 2007-05-11 2008-12-25 Semiconductor Energy Lab Co Ltd Manufacturing method of soi substrate and manufacturing method of semiconductor device
US8471272B2 (en) 2007-05-18 2013-06-25 Semiconductor Energy Laboratory Co., Ltd. Semiconductor device having a display portion
JP2009003434A (en) * 2007-05-18 2009-01-08 Semiconductor Energy Lab Co Ltd Semiconductor device and method for manufacturing the same
US7795627B2 (en) 2007-05-18 2010-09-14 Semiconductor Energy Laboratory Co., Ltd. Semiconductor device and method for manufacturing the same
CN101681807B (en) * 2007-06-01 2012-03-14 株式会社半导体能源研究所 Manufacturing method of semiconductor substrate and semiconductor device
US7863155B2 (en) 2007-06-01 2011-01-04 Semiconductor Energy Laboratory Co., Ltd. Manufacturing method of semiconductor substrate and semiconductor device
WO2008149699A1 (en) * 2007-06-01 2008-12-11 Semiconductor Energy Laboratory Co., Ltd. Manufacturing method of semiconductor substrate and semiconductor device
JP2009010353A (en) * 2007-06-01 2009-01-15 Semiconductor Energy Lab Co Ltd Method of manufacturing semiconductor substrate, and semiconductor device
US7776718B2 (en) 2007-06-25 2010-08-17 Semiconductor Energy Laboratory Co., Ltd. Method of manufacturing semiconductor substrate with reduced gap size between single-crystalline layers
US8330221B2 (en) 2007-06-25 2012-12-11 Semiconductor Energy Laboratory Co., Ltd. Method for manufacturing semiconductor substrate, and semiconductor device
JP2009033137A (en) * 2007-06-28 2009-02-12 Semiconductor Energy Lab Co Ltd Method of manufacturing semiconductor
KR101404781B1 (en) 2007-06-28 2014-06-12 가부시키가이샤 한도오따이 에네루기 켄큐쇼 Manufacturing method of semiconductor device
WO2009001836A1 (en) * 2007-06-28 2008-12-31 Semiconductor Energy Laboratory Co., Ltd. Manufacturing method of semiconductor device
US8283238B2 (en) 2007-06-28 2012-10-09 Semiconductor Energy Laboratory Co., Ltd. Layer transfer process for semiconductor device
US8431451B2 (en) 2007-06-29 2013-04-30 Semicondutor Energy Laboratory Co., Ltd. Display device and method for manufacturing the same
JP2009033139A (en) * 2007-06-29 2009-02-12 Semiconductor Energy Lab Co Ltd Method for manufacturing semiconductor device
US7829431B2 (en) 2007-07-13 2010-11-09 Semiconductor Energy Laboratory Co., Ltd. Method for manufacturing a SOI with plurality of single crystal substrates
US7994023B2 (en) 2007-08-10 2011-08-09 Semiconductor Energy Laboratory Co., Ltd. Manufacturing methods of SOI substrate and semiconductor device
US7795114B2 (en) 2007-08-10 2010-09-14 Semiconductor Energy Laboratory Co., Ltd. Manufacturing methods of SOI substrate and semiconductor device
KR101456564B1 (en) 2007-08-10 2014-10-31 가부시키가이샤 한도오따이 에네루기 켄큐쇼 Manufacturing methods of soi substrate and semiconductor device
JP2009065134A (en) * 2007-08-10 2009-03-26 Semiconductor Energy Lab Co Ltd Method of manufacturing soi substrate, and method of manufacturing semiconductor apparatus
JP5294087B2 (en) * 2007-08-24 2013-09-18 株式会社Sumco Semiconductor wafer and manufacturing method thereof
WO2009028399A1 (en) * 2007-08-24 2009-03-05 Sumco Corporation Semiconductor wafer and method for manufacturing the same
US8828844B2 (en) 2007-10-10 2014-09-09 Semiconductor Energy Laboratory Co., Ltd. Manufacturing method of SOI substrate
US8598013B2 (en) 2007-10-10 2013-12-03 Semiconductor Energy Laboratory Co., Ltd. Method for manufacturing SOI substrate and semiconductor device
TWI493609B (en) * 2007-10-23 2015-07-21 Semiconductor Energy Lab Method for manufacturing semiconductor substrate, display panel, and display device
JP2009135451A (en) * 2007-10-23 2009-06-18 Semiconductor Energy Lab Co Ltd Semiconductor substrate, display panel, and method of manufacturing display
US7964429B2 (en) 2007-11-01 2011-06-21 Semiconductor Energy Laboratory Co., Ltd. Method for manufacturing photoelectric conversion device
US8394655B2 (en) 2007-11-09 2013-03-12 Semiconductor Energy Laboratory Co., Ltd. Photoelectric conversion device and method for manufacturing the same
US8653426B2 (en) 2008-01-16 2014-02-18 Semiconductor Energy Laboratory Co., Ltd. Heat treatment apparatus and method for manufacturing SOI substrate using the heat treatment apparatus
JP2009194374A (en) * 2008-01-16 2009-08-27 Semiconductor Energy Lab Co Ltd Heat treatment apparatus and method for manufacturing soi substrate using the heat treatment apparatus
JP2009212505A (en) * 2008-02-06 2009-09-17 Semiconductor Energy Lab Co Ltd Method of manufacturing soi substrate
US8278713B2 (en) 2008-03-28 2012-10-02 Semiconductor Energy Laboratory Co., Ltd. Display device and manufacturing method thereof
US8441021B2 (en) 2008-03-28 2013-05-14 Semiconductor Energy Laboratory Co., Ltd. Display device and manufacturing method thereof
US9029184B2 (en) 2008-03-28 2015-05-12 Semiconductor Energy Laboratory Co., Ltd. Photoelectric conversion device and method for manufacturing the same
JP2010087345A (en) * 2008-10-01 2010-04-15 Semiconductor Energy Lab Co Ltd Manufacturing method of semiconductor substrate
JP2010251725A (en) * 2009-03-24 2010-11-04 Semiconductor Energy Lab Co Ltd Method of manufacturing soi substrate
CN102668023A (en) * 2010-05-14 2012-09-12 住友电气工业株式会社 Semiconductor device, combined substrate, and methods for manufacturing them
WO2011142288A1 (en) * 2010-05-14 2011-11-17 住友電気工業株式会社 Semiconductor device, bonded substrate, and manufacturing methods therefor
WO2012053254A1 (en) * 2010-10-18 2012-04-26 住友電気工業株式会社 Method for manufacturing composite substrate having silicon carbide substrate
WO2012053252A1 (en) * 2010-10-18 2012-04-26 住友電気工業株式会社 Composite substrate having silicon carbide substrate
WO2012060430A1 (en) * 2010-11-05 2012-05-10 シャープ株式会社 Semiconductor substrate, method for manufacturing semiconductor substrate, thin-film transistor, semiconductor circuit, liquid crystal display device, electroluminescent device, wireless communication device, and light-emitting device
US8981519B2 (en) 2010-11-05 2015-03-17 Sharp Kabushiki Kaisha Semiconductor substrate, method of manufacturing semiconductor substrate, thin film transistor, semiconductor circuit, liquid crystal display apparatus, electroluminescence apparatus, wireless communication apparatus, and light emitting apparatus
CN103339710A (en) * 2011-02-02 2013-10-02 信越化学工业株式会社 Method for manufacturing SOI wafer
WO2012105367A1 (en) * 2011-02-02 2012-08-09 信越化学工業株式会社 Method for manufacturing soi wafer
JP2012160648A (en) * 2011-02-02 2012-08-23 Shin Etsu Chem Co Ltd Method for manufacturing soi wafer
TWI570805B (en) * 2011-02-02 2017-02-11 信越化學工業股份有限公司 SOI wafer manufacturing method
US8994009B2 (en) 2011-09-07 2015-03-31 Semiconductor Energy Laboratory Co., Ltd. Photoelectric conversion device
WO2014020906A1 (en) * 2012-07-30 2014-02-06 住友化学株式会社 Method for manufacturing composite substrate and method for manufacturing semiconductor crystal layer formation substrate

Also Published As

Publication number Publication date
JP4103447B2 (en) 2008-06-18

Similar Documents

Publication Publication Date Title
JP2003324188A (en) Method for manufacturing large-area single-crystal silicon substrate
KR100364944B1 (en) Method of forming a semiconductor thin film
KR100510934B1 (en) Thin-film transistor and method for manufacturing same
JP2004087535A (en) Method for manufacturing crystalline semiconductor material and method for manufacturing semiconductor device
US20100041214A1 (en) Single crystal substrate and method of fabricating the same
JP2007184562A (en) Method of forming polycrystalline silicon film and method of manufacturing thin film transistor using the same
JP2001144300A (en) Semiconductor device, manufacturing method therefor, and forming method for silicon thin-film
JP3345363B2 (en) Method for forming polycrystalline silicon thin film and method for manufacturing thin film transistor
KR100611040B1 (en) Apparutus for thermal treatment using laser
JP2004063478A (en) Thin film transistor and its manufacturing method
JP2001102304A (en) Crystal semiconductor film and manufacturing method thereof, and thin-film transistor and manufacturing method thereof
JP2743370B2 (en) Method of forming polycrystalline film
JPH10125923A (en) Semiconductor element and its manufacture
JP2001250775A (en) Semiconductor device, semiconductor substrate and manufacturing method thereof manufacturing tools of semiconductor substrate and semiconductor device
KR100761346B1 (en) Method of manufacturing a crystalloid silicone
JP2003151904A (en) Crystallizing method of semiconductor thin film, the semiconductor thin film, and thin-film semiconductor device
KR20030015617A (en) Method of manufacturing a crystalloid silicone
WO2007086442A1 (en) Method for manufacturing soi wafer
TWI234235B (en) Method for fabrication of monocrystalline silicon thin film transistor on glass substrate
JPH0236052B2 (en)
JPH11102863A (en) Manufacture of polycrystalline semiconductor film
JP2003037061A (en) Semiconductor thin film and method of forming the same, and semiconductor device
JPH0228560B2 (en) TANKETSUSHOSHIRIKONMAKUKEISEIHO
US9171719B2 (en) Method of defining poly-silicon growth direction
JPS60164316A (en) Formation of semiconductor thin film

Legal Events

Date Code Title Description
A621 Written request for application examination

Free format text: JAPANESE INTERMEDIATE CODE: A621

Effective date: 20050317

A977 Report on retrieval

Free format text: JAPANESE INTERMEDIATE CODE: A971007

Effective date: 20080214

TRDD Decision of grant or rejection written
A01 Written decision to grant a patent or to grant a registration (utility model)

Free format text: JAPANESE INTERMEDIATE CODE: A01

Effective date: 20080304

A61 First payment of annual fees (during grant procedure)

Free format text: JAPANESE INTERMEDIATE CODE: A61

Effective date: 20080317

R151 Written notification of patent or utility model registration

Ref document number: 4103447

Country of ref document: JP

Free format text: JAPANESE INTERMEDIATE CODE: R151

FPAY Renewal fee payment (event date is renewal date of database)

Free format text: PAYMENT UNTIL: 20110404

Year of fee payment: 3

FPAY Renewal fee payment (event date is renewal date of database)

Free format text: PAYMENT UNTIL: 20110404

Year of fee payment: 3

S111 Request for change of ownership or part of ownership

Free format text: JAPANESE INTERMEDIATE CODE: R313113

FPAY Renewal fee payment (event date is renewal date of database)

Free format text: PAYMENT UNTIL: 20110404

Year of fee payment: 3

R350 Written notification of registration of transfer

Free format text: JAPANESE INTERMEDIATE CODE: R350

FPAY Renewal fee payment (event date is renewal date of database)

Free format text: PAYMENT UNTIL: 20110404

Year of fee payment: 3

FPAY Renewal fee payment (event date is renewal date of database)

Free format text: PAYMENT UNTIL: 20110404

Year of fee payment: 3

R250 Receipt of annual fees

Free format text: JAPANESE INTERMEDIATE CODE: R250

FPAY Renewal fee payment (event date is renewal date of database)

Free format text: PAYMENT UNTIL: 20120404

Year of fee payment: 4

FPAY Renewal fee payment (event date is renewal date of database)

Free format text: PAYMENT UNTIL: 20130404

Year of fee payment: 5

R250 Receipt of annual fees

Free format text: JAPANESE INTERMEDIATE CODE: R250

FPAY Renewal fee payment (event date is renewal date of database)

Free format text: PAYMENT UNTIL: 20130404

Year of fee payment: 5

FPAY Renewal fee payment (event date is renewal date of database)

Free format text: PAYMENT UNTIL: 20140404

Year of fee payment: 6

R250 Receipt of annual fees

Free format text: JAPANESE INTERMEDIATE CODE: R250

R250 Receipt of annual fees

Free format text: JAPANESE INTERMEDIATE CODE: R250

R250 Receipt of annual fees

Free format text: JAPANESE INTERMEDIATE CODE: R250

R250 Receipt of annual fees

Free format text: JAPANESE INTERMEDIATE CODE: R250

R250 Receipt of annual fees

Free format text: JAPANESE INTERMEDIATE CODE: R250

R250 Receipt of annual fees

Free format text: JAPANESE INTERMEDIATE CODE: R250

R250 Receipt of annual fees

Free format text: JAPANESE INTERMEDIATE CODE: R250

R250 Receipt of annual fees

Free format text: JAPANESE INTERMEDIATE CODE: R250

R250 Receipt of annual fees

Free format text: JAPANESE INTERMEDIATE CODE: R250

LAPS Cancellation because of no payment of annual fees