JP2003085972A - タイマ回路及び半導体メモリ装置 - Google Patents
タイマ回路及び半導体メモリ装置Info
- Publication number
- JP2003085972A JP2003085972A JP2001277675A JP2001277675A JP2003085972A JP 2003085972 A JP2003085972 A JP 2003085972A JP 2001277675 A JP2001277675 A JP 2001277675A JP 2001277675 A JP2001277675 A JP 2001277675A JP 2003085972 A JP2003085972 A JP 2003085972A
- Authority
- JP
- Japan
- Prior art keywords
- circuit
- reference voltage
- timer circuit
- input gate
- transition
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Pending
Links
Landscapes
- Pulse Circuits (AREA)
- Dram (AREA)
Priority Applications (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| JP2001277675A JP2003085972A (ja) | 2001-09-13 | 2001-09-13 | タイマ回路及び半導体メモリ装置 |
Applications Claiming Priority (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| JP2001277675A JP2003085972A (ja) | 2001-09-13 | 2001-09-13 | タイマ回路及び半導体メモリ装置 |
Publications (2)
| Publication Number | Publication Date |
|---|---|
| JP2003085972A true JP2003085972A (ja) | 2003-03-20 |
| JP2003085972A5 JP2003085972A5 (OSRAM) | 2005-07-21 |
Family
ID=19102162
Family Applications (1)
| Application Number | Title | Priority Date | Filing Date |
|---|---|---|---|
| JP2001277675A Pending JP2003085972A (ja) | 2001-09-13 | 2001-09-13 | タイマ回路及び半導体メモリ装置 |
Country Status (1)
| Country | Link |
|---|---|
| JP (1) | JP2003085972A (OSRAM) |
Cited By (3)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| US7317642B2 (en) | 2005-03-14 | 2008-01-08 | Elpida Memory, Inc. | Overdrive period control device and overdrive period determining method |
| JP2013013081A (ja) * | 2011-06-27 | 2013-01-17 | Commissariat A L'energie Atomique Et Aux Energies Alternatives | 相変化物質に基づくプログラマブル抵抗を用いた遅延発生器 |
| DE102023116552A1 (de) | 2022-06-24 | 2024-01-04 | Rohm Co., Ltd. | Zeitgeberschaltung, oszillatorschaltung und halbleitervorrichtung |
-
2001
- 2001-09-13 JP JP2001277675A patent/JP2003085972A/ja active Pending
Cited By (5)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| US7317642B2 (en) | 2005-03-14 | 2008-01-08 | Elpida Memory, Inc. | Overdrive period control device and overdrive period determining method |
| JP2013013081A (ja) * | 2011-06-27 | 2013-01-17 | Commissariat A L'energie Atomique Et Aux Energies Alternatives | 相変化物質に基づくプログラマブル抵抗を用いた遅延発生器 |
| DE102023116552A1 (de) | 2022-06-24 | 2024-01-04 | Rohm Co., Ltd. | Zeitgeberschaltung, oszillatorschaltung und halbleitervorrichtung |
| DE102023116552B4 (de) | 2022-06-24 | 2025-02-06 | Rohm Co., Ltd. | Zeitgeberschaltung, oszillatorschaltung und halbleitervorrichtung |
| US12348226B2 (en) | 2022-06-24 | 2025-07-01 | Rohm Co., Ltd. | Timer circuit |
Similar Documents
| Publication | Publication Date | Title |
|---|---|---|
| US6753720B2 (en) | Internal high voltage generation circuit capable of stably generating internal high voltage and circuit element therefor | |
| JP3416062B2 (ja) | 連想メモリ(cam) | |
| US5097303A (en) | On-chip voltage regulator and semiconductor memory device using the same | |
| US7894286B2 (en) | Array sense amplifiers, memory devices and systems including same, and methods of operation | |
| US6504761B2 (en) | Non-volatile semiconductor memory device improved sense amplification configuration | |
| JPH11176163A (ja) | センス増幅回路 | |
| US7099218B2 (en) | Differential current evaluation circuit and sense amplifier circuit for evaluating a memory state of an SRAM semiconductor memory cell | |
| US6121812A (en) | Delay circuit having delay time free from influence of operation environment | |
| KR100386085B1 (ko) | 고전압 발생회로 | |
| US5940322A (en) | Constant voltage generating circuit with improved line voltage control | |
| KR20010070066A (ko) | 집적 회로, 감지 증폭기 회로 및 전압 스윙 제한 방법 | |
| KR100351931B1 (ko) | 반도체 메모리 장치의 전압 감지 회로 | |
| KR100582852B1 (ko) | 펄스 폭이 가변하는 펄스 발생기 및 이를 이용한 센스증폭기 | |
| JP3710703B2 (ja) | 半導体集積回路 | |
| KR100351932B1 (ko) | 반도체 메모리 장치의 전압 감지 회로 | |
| US7885124B2 (en) | Semiconductor storage device | |
| JP4495854B2 (ja) | 半導体メモリ装置及びそれの読み出し方法 | |
| KR950005171B1 (ko) | 전류 미러 증폭회로 및 그의 구동 방법 | |
| JP2002042496A (ja) | 強誘電体メモリ | |
| US6826087B2 (en) | Semiconductor memory storage | |
| US6337823B1 (en) | Random access memory device capable of minimizing sensing noise | |
| US6078531A (en) | Word line voltage supply circuit | |
| US6262931B1 (en) | Semiconductor memory device having voltage down convertor reducing current consumption | |
| US5883848A (en) | Semiconductor device having multiple sized memory arrays | |
| US5440257A (en) | Edge-detecting pulse generator |
Legal Events
| Date | Code | Title | Description |
|---|---|---|---|
| A521 | Written amendment |
Free format text: JAPANESE INTERMEDIATE CODE: A523 Effective date: 20041126 |
|
| A621 | Written request for application examination |
Free format text: JAPANESE INTERMEDIATE CODE: A621 Effective date: 20041126 |
|
| A977 | Report on retrieval |
Free format text: JAPANESE INTERMEDIATE CODE: A971007 Effective date: 20071029 |
|
| A131 | Notification of reasons for refusal |
Free format text: JAPANESE INTERMEDIATE CODE: A131 Effective date: 20071106 |
|
| A02 | Decision of refusal |
Free format text: JAPANESE INTERMEDIATE CODE: A02 Effective date: 20080408 |