JP2003076731A5 - - Google Patents

Download PDF

Info

Publication number
JP2003076731A5
JP2003076731A5 JP2002213327A JP2002213327A JP2003076731A5 JP 2003076731 A5 JP2003076731 A5 JP 2003076731A5 JP 2002213327 A JP2002213327 A JP 2002213327A JP 2002213327 A JP2002213327 A JP 2002213327A JP 2003076731 A5 JP2003076731 A5 JP 2003076731A5
Authority
JP
Japan
Prior art keywords
circuit board
pin assignments
printed circuit
connector
pin
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Pending
Application number
JP2002213327A
Other languages
English (en)
Japanese (ja)
Other versions
JP2003076731A (ja
Filing date
Publication date
Priority claimed from US09/911,997 external-priority patent/US6629307B2/en
Application filed filed Critical
Publication of JP2003076731A publication Critical patent/JP2003076731A/ja
Publication of JP2003076731A5 publication Critical patent/JP2003076731A5/ja
Pending legal-status Critical Current

Links

JP2002213327A 2001-07-24 2002-07-23 共通のマッピングファイルを使用してシステムボードの各接続部間の正しいピン割当てを確実にする方法 Pending JP2003076731A (ja)

Applications Claiming Priority (2)

Application Number Priority Date Filing Date Title
US09/911997 2001-07-24
US09/911,997 US6629307B2 (en) 2001-07-24 2001-07-24 Method for ensuring correct pin assignments between system board connections using common mapping files

Publications (2)

Publication Number Publication Date
JP2003076731A JP2003076731A (ja) 2003-03-14
JP2003076731A5 true JP2003076731A5 (https=) 2005-04-28

Family

ID=25431238

Family Applications (1)

Application Number Title Priority Date Filing Date
JP2002213327A Pending JP2003076731A (ja) 2001-07-24 2002-07-23 共通のマッピングファイルを使用してシステムボードの各接続部間の正しいピン割当てを確実にする方法

Country Status (3)

Country Link
US (2) US6629307B2 (https=)
JP (1) JP2003076731A (https=)
DE (1) DE10230135B4 (https=)

Families Citing this family (20)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US7039892B2 (en) * 2001-07-24 2006-05-02 Hewlett-Packard Development Company, L.P. Systems and methods for ensuring correct connectivity between circuit designs
EP1717910B1 (en) 2005-04-27 2011-12-14 LG Electronics Inc. Mobile communications terminal using multi-functional socket and method thereof
US20070061764A1 (en) * 2005-09-15 2007-03-15 Interntional Business Machines Corporation Keyword-based connectivity verification
EP2073133B1 (en) * 2006-10-11 2020-05-06 Zuken Inc. Electric information processing method for cad system, device thereof, program, and computer-readable storage medium
EP1930825A3 (en) * 2006-12-04 2011-06-29 Fujitsu Limited Circuit-design supporting apparatus, circuit-design supporting method, computer product, and printed-circuit-board manufacturing method
EP1930830A3 (en) * 2006-12-04 2011-06-29 Fujitsu Limited Coordinated-design supporting apparatus, coordinated-design supporting method, computer product, and printed-circuit-board manufacturing method
US7904863B2 (en) * 2006-12-04 2011-03-08 Fujitsu Limited Circuit-design supporting apparatus, circuit-design supporting method, computer product, and printed-circuit-board manufacturing method
US8176457B2 (en) * 2006-12-04 2012-05-08 Fujitsu Limited Apparatus and method updating diagram of circuit based on pin swap performed in package design with respect to PLD
CN101196945B (zh) * 2006-12-04 2010-06-02 富士通株式会社 电路设计支持装置及方法、印刷电路板制造方法
US8255844B2 (en) * 2006-12-04 2012-08-28 Fujitsu Limited Coordinated-design supporting apparatus, coordinated-design supporting method, computer product, printed-circuit-board manufacturing method, circuit-design supporting apparatus, circuit-design supporting method, computer product, and printed-circuit-board manufacturing method
DE102007026942B4 (de) * 2007-06-12 2010-04-15 Rohde & Schwarz Gmbh & Co. Kg Verfahren und Vorrichtung zum Entwerfen von Kabelbäumen
US8438524B1 (en) * 2009-12-30 2013-05-07 Cadence Design Systems, Inc. Hierarchical editing of printed circuit board pin assignment
CN102063554B (zh) * 2011-01-17 2012-10-03 浪新微电子系统（上海）有限公司 Pcb设计平台
US8261226B1 (en) * 2011-07-20 2012-09-04 International Business Machines Corporation Network flow based module bottom surface metal pin assignment
JP5989655B2 (ja) * 2011-10-20 2016-09-07 株式会社図研 マルチボード設計装置、マルチボード設計方法、プログラムおよびコンピューター読み取り可能な記録媒体
JP2014032584A (ja) * 2012-08-06 2014-02-20 Fujitsu Ltd 部品置換のための情報処理方法及び装置
CN103745050B (zh) * 2013-12-27 2016-09-14 北京亚科鸿禹电子有限公司 一种管脚映射方法和系统
CN104021258B (zh) * 2014-06-24 2017-08-25 浪潮电子信息产业股份有限公司 一种抑制平面谐振的pcb设计方法
DE102020121614B4 (de) * 2020-08-18 2022-05-25 Lisa Dräxlmaier GmbH Elektrische Verbindungsanordnung zum Anschließen von frei konfigurierbaren elektrischen Komponenten in einem Fahrzeug
CN121580939A (zh) * 2026-01-21 2026-02-27 巨霖科技(上海)有限公司 多板电路仿真方法、系统、计算机设备及存储介质

Family Cites Families (9)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
DE3514264A1 (de) * 1985-04-19 1986-10-23 Wilhelm Sedlbauer GmbH Fabrik für Feinmechanik und Elektronik, 8000 München Vielfachschaltelement zum verbinden einer mehrzahl von mehrfachbussen
US4613941A (en) * 1985-07-02 1986-09-23 The United States Of America As Represented By The Secretary Of The Army Routing method in computer aided customization of a two level automated universal array
JPH02245840A (ja) * 1989-03-20 1990-10-01 Fujitsu Ltd 記憶装置
US5502621A (en) * 1994-03-31 1996-03-26 Hewlett-Packard Company Mirrored pin assignment for two sided multi-chip layout
US5841664A (en) * 1996-03-12 1998-11-24 Avant| Corporation Method for optimizing track assignment in a grid-based channel router
GB2318664B (en) * 1996-10-28 2000-08-23 Altera Corp Embedded logic analyzer for a programmable logic device
US6009256A (en) * 1997-05-02 1999-12-28 Axis Systems, Inc. Simulation/emulation system and method
JP3654758B2 (ja) * 1997-12-02 2005-06-02 富士通株式会社 自動配線接続装置
US7039892B2 (en) * 2001-07-24 2006-05-02 Hewlett-Packard Development Company, L.P. Systems and methods for ensuring correct connectivity between circuit designs

Similar Documents

Publication Publication Date Title
JP2003076731A5 (https=)
EP1221650A3 (en) System and method for user interface mirroring utilizing a layout manager
WO2005031510A3 (en) Table-oriented application development environment
WO2005029247A3 (en) Computer systems and methods for platform independent presentation design
WO2005045698A3 (fr) Procede mis en oeuvre dans un environnement informatique pour engendrer une vue courante a partir d’au moins un objet d’information source susceptible de varier
EP1193599A3 (en) Pictorial-based user interface management of computer hardware components
CN112948427B (zh) 数据查询方法、装置、设备及存储介质
WO2005015439A3 (en) Side-effect modeling
WO2001038992A3 (en) Quorum resource arbiter within a storage network
US7996806B2 (en) Methods and apparatus for layout of multi-layer circuit substrates
NO20023653D0 (no) Fremgangsmåte, system og dataprogram for fremstilling av en beskrivelse av et ikke-regul¶rt nett og en innkapslet geometriskbeskrivelse i et datagrafikksystem
EP1443434A3 (en) Horizontally structured CAD/CAM coordinate system
CN115482334A (zh) 一种数字孪生体的构建方法及系统
CN109543299B (zh) Interconnect电容值SPICE建模方法
CN102663013B (zh) 一种成套模具数据库构建方法及数据管理系统
CN110799930A (zh) 用于构建电子接口的模块化系统和方法
WO2006002061A3 (en) Garment-model computer simulations
EP1956506A3 (en) Computer aided modelling
JP3058867U (ja) リバーシブル型回路基板
CN109819025A (zh) 一种区块链扩链方法、系统及电子设备和存储介质
TWI244087B (en) Method and device for memory space allocation
JPS63307503A (ja) 金型ｃａｄ／ｃａｍシステム部品取付法
JP7681970B2 (ja) 画像スタイル変換装置及び画像スタイル変換プログラム
JP2002015014A (ja) インターネットに依る設計データ販売
CN205507754U (zh) 一种usb-ps2键鼠自适应为ps2接口的模块