JP2002530729A - 集積回路テスタを制御する命令処理パターン発生器 - Google Patents
集積回路テスタを制御する命令処理パターン発生器Info
- Publication number
- JP2002530729A JP2002530729A JP2000582814A JP2000582814A JP2002530729A JP 2002530729 A JP2002530729 A JP 2002530729A JP 2000582814 A JP2000582814 A JP 2000582814A JP 2000582814 A JP2000582814 A JP 2000582814A JP 2002530729 A JP2002530729 A JP 2002530729A
- Authority
- JP
- Japan
- Prior art keywords
- address
- return
- instruction
- signal
- call
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Pending
Links
- 238000012545 processing Methods 0.000 title claims description 11
- 230000015654 memory Effects 0.000 claims abstract description 109
- 239000013598 vector Substances 0.000 claims description 96
- 238000005259 measurement Methods 0.000 claims description 54
- 230000004044 response Effects 0.000 claims description 26
- 238000000034 method Methods 0.000 claims description 25
- 230000008859 change Effects 0.000 claims description 8
- 230000008569 process Effects 0.000 description 17
- 230000003252 repetitive effect Effects 0.000 description 16
- 230000007774 longterm Effects 0.000 description 8
- 238000010586 diagram Methods 0.000 description 5
- 238000012360 testing method Methods 0.000 description 4
- 230000006978 adaptation Effects 0.000 description 1
- 230000008901 benefit Effects 0.000 description 1
- 230000000694 effects Effects 0.000 description 1
- 238000012804 iterative process Methods 0.000 description 1
- 238000012986 modification Methods 0.000 description 1
- 230000004048 modification Effects 0.000 description 1
- 230000000737 periodic effect Effects 0.000 description 1
- 238000011084 recovery Methods 0.000 description 1
Classifications
-
- G—PHYSICS
- G01—MEASURING; TESTING
- G01R—MEASURING ELECTRIC VARIABLES; MEASURING MAGNETIC VARIABLES
- G01R31/00—Arrangements for testing electric properties; Arrangements for locating electric faults; Arrangements for electrical testing characterised by what is being tested not provided for elsewhere
- G01R31/28—Testing of electronic circuits, e.g. by signal tracer
- G01R31/317—Testing of digital circuits
- G01R31/3181—Functional testing
- G01R31/3183—Generation of test inputs, e.g. test vectors, patterns or sequences
- G01R31/318371—Methodologies therefor, e.g. algorithms, procedures
-
- G—PHYSICS
- G01—MEASURING; TESTING
- G01R—MEASURING ELECTRIC VARIABLES; MEASURING MAGNETIC VARIABLES
- G01R31/00—Arrangements for testing electric properties; Arrangements for locating electric faults; Arrangements for electrical testing characterised by what is being tested not provided for elsewhere
- G01R31/28—Testing of electronic circuits, e.g. by signal tracer
- G01R31/317—Testing of digital circuits
- G01R31/3181—Functional testing
- G01R31/319—Tester hardware, i.e. output processing circuits
- G01R31/31917—Stimuli generation or application of test patterns to the device under test [DUT]
- G01R31/31919—Storing and outputting test patterns
- G01R31/31921—Storing and outputting test patterns using compression techniques, e.g. patterns sequencer
Landscapes
- Engineering & Computer Science (AREA)
- General Engineering & Computer Science (AREA)
- Physics & Mathematics (AREA)
- General Physics & Mathematics (AREA)
- Tests Of Electronic Circuits (AREA)
- Executing Machine-Instructions (AREA)
- Test And Diagnosis Of Digital Computers (AREA)
Applications Claiming Priority (3)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| US09/191,777 US6154865A (en) | 1998-11-13 | 1998-11-13 | Instruction processing pattern generator controlling an integrated circuit tester |
| US09/191,777 | 1998-11-13 | ||
| PCT/US1999/024051 WO2000029863A1 (en) | 1998-11-13 | 1999-10-25 | Instruction processing pattern generator controlling an integrated circuit tester |
Publications (2)
| Publication Number | Publication Date |
|---|---|
| JP2002530729A true JP2002530729A (ja) | 2002-09-17 |
| JP2002530729A5 JP2002530729A5 (https=) | 2006-12-21 |
Family
ID=22706896
Family Applications (1)
| Application Number | Title | Priority Date | Filing Date |
|---|---|---|---|
| JP2000582814A Pending JP2002530729A (ja) | 1998-11-13 | 1999-10-25 | 集積回路テスタを制御する命令処理パターン発生器 |
Country Status (5)
| Country | Link |
|---|---|
| US (1) | US6154865A (https=) |
| EP (1) | EP1129363A4 (https=) |
| JP (1) | JP2002530729A (https=) |
| KR (1) | KR100634992B1 (https=) |
| WO (1) | WO2000029863A1 (https=) |
Families Citing this family (5)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| US20030099139A1 (en) * | 2001-08-24 | 2003-05-29 | Abrosimov Igor Anatolievich | Memory test apparatus and method of testing |
| US7941640B1 (en) * | 2006-08-25 | 2011-05-10 | Marvell International Ltd. | Secure processors having encoded instructions |
| US9134377B2 (en) * | 2013-03-14 | 2015-09-15 | Teradyne, Inc. | Method and apparatus for device testing using multiple processing paths |
| US10139449B2 (en) | 2016-01-26 | 2018-11-27 | Teradyne, Inc. | Automatic test system with focused test hardware |
| KR102308990B1 (ko) * | 2021-07-20 | 2021-10-06 | (주) 에이블리 | 반도체 테스트 패턴 발생 장치 및 방법 |
Family Cites Families (10)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| JPS5161749A (en) * | 1974-11-26 | 1976-05-28 | Fujitsu Ltd | Deetashorisochino shoriringuseigyohoshiki |
| US4041462A (en) * | 1976-04-30 | 1977-08-09 | International Business Machines Corporation | Data processing system featuring subroutine linkage operations using hardware controlled stacks |
| US4371949A (en) * | 1977-05-31 | 1983-02-01 | Burroughs Corporation | Time-shared, multi-phase memory accessing system having automatically updatable error logging means |
| US4173782A (en) * | 1978-01-03 | 1979-11-06 | International Business Machines Corporation | Return and link mechanism |
| US4313200A (en) * | 1978-08-28 | 1982-01-26 | Takeda Riken Kogyo Kabushikikaisha | Logic test system permitting test pattern changes without dummy cycles |
| US4493045A (en) * | 1981-10-19 | 1985-01-08 | Fairchild Camera & Instrument Corp. | Test vector indexing method and apparatus |
| JPH0641966B2 (ja) * | 1984-02-15 | 1994-06-01 | 株式会社アドバンテスト | パタ−ン発生装置 |
| US5023828A (en) * | 1988-07-20 | 1991-06-11 | Digital Equipment Corporation | Microinstruction addressing in high-speed CPU |
| US5321701A (en) * | 1990-12-06 | 1994-06-14 | Teradyne, Inc. | Method and apparatus for a minimal memory in-circuit digital tester |
| JP2602997B2 (ja) * | 1991-01-18 | 1997-04-23 | 株式会社東芝 | パターン発生器 |
-
1998
- 1998-11-13 US US09/191,777 patent/US6154865A/en not_active Expired - Fee Related
-
1999
- 1999-10-25 EP EP99956557A patent/EP1129363A4/en not_active Withdrawn
- 1999-10-25 KR KR1020017004799A patent/KR100634992B1/ko not_active Expired - Fee Related
- 1999-10-25 WO PCT/US1999/024051 patent/WO2000029863A1/en not_active Ceased
- 1999-10-25 JP JP2000582814A patent/JP2002530729A/ja active Pending
Also Published As
| Publication number | Publication date |
|---|---|
| EP1129363A1 (en) | 2001-09-05 |
| WO2000029863A1 (en) | 2000-05-25 |
| KR100634992B1 (ko) | 2006-10-17 |
| US6154865A (en) | 2000-11-28 |
| KR20010080196A (ko) | 2001-08-22 |
| EP1129363A4 (en) | 2004-12-29 |
Similar Documents
| Publication | Publication Date | Title |
|---|---|---|
| US6092225A (en) | Algorithmic pattern generator for integrated circuit tester | |
| US6073263A (en) | Parallel processing pattern generation system for an integrated circuit tester | |
| US20010011904A1 (en) | Integrated circuit having a self-test device for carrying out a self-test of the integrated circuit | |
| US5636227A (en) | Integrated circuit test mechansim and method | |
| KR100480852B1 (ko) | 내장형자가테스트장치를이용하여다이나믹랜덤억세스메모리에서서브어레이테스트를위한장치및방법 | |
| EP0180196B1 (en) | Programmable counter/timer device | |
| EP1783503A1 (en) | Tester and testing method | |
| JPS58108475A (ja) | テストベクトルのシーケンスを発生する装置 | |
| EP0291581A2 (en) | Logic integrated circuit capable of simplifying a test | |
| KR20030059339A (ko) | 단일 스텝 처리 방법 및 장치 | |
| US5095426A (en) | Data processing system for effectively handling exceptions during execution of two different types of instructions | |
| US4727312A (en) | Circuit tester | |
| JP2002530729A (ja) | 集積回路テスタを制御する命令処理パターン発生器 | |
| US5337045A (en) | Pattern generator | |
| WO2000007084A2 (en) | Algorithmic pattern generator | |
| US6321352B1 (en) | Integrated circuit tester having a disk drive per channel | |
| KR100277770B1 (ko) | 시퀀스 제어회로 | |
| US6499126B1 (en) | Pattern generator and electric part testing apparatus | |
| US20050050302A1 (en) | Sequencer unit with instruction buffering | |
| US6202187B1 (en) | Pattern generator for use in a semiconductor test device | |
| US6996755B2 (en) | Squence control circuit | |
| JP2002530729A5 (https=) | ||
| US7363566B2 (en) | Pattern generator and test apparatus | |
| US6836868B1 (en) | High-speed algorithmic pattern generator | |
| JP2673602B2 (ja) | 制御装置 |
Legal Events
| Date | Code | Title | Description |
|---|---|---|---|
| A621 | Written request for application examination |
Free format text: JAPANESE INTERMEDIATE CODE: A621 Effective date: 20061025 |
|
| A521 | Request for written amendment filed |
Free format text: JAPANESE INTERMEDIATE CODE: A523 Effective date: 20061030 |
|
| RD04 | Notification of resignation of power of attorney |
Free format text: JAPANESE INTERMEDIATE CODE: A7424 Effective date: 20061031 |
|
| A977 | Report on retrieval |
Free format text: JAPANESE INTERMEDIATE CODE: A971007 Effective date: 20080917 |
|
| A131 | Notification of reasons for refusal |
Free format text: JAPANESE INTERMEDIATE CODE: A131 Effective date: 20081007 |
|
| A02 | Decision of refusal |
Free format text: JAPANESE INTERMEDIATE CODE: A02 Effective date: 20090303 |