JP2002519923A - 分周比の切替可能なスタティック分周器 - Google Patents
分周比の切替可能なスタティック分周器Info
- Publication number
- JP2002519923A JP2002519923A JP2000557549A JP2000557549A JP2002519923A JP 2002519923 A JP2002519923 A JP 2002519923A JP 2000557549 A JP2000557549 A JP 2000557549A JP 2000557549 A JP2000557549 A JP 2000557549A JP 2002519923 A JP2002519923 A JP 2002519923A
- Authority
- JP
- Japan
- Prior art keywords
- frequency divider
- divider
- division ratio
- input
- flip
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Pending
Links
Classifications
-
- H—ELECTRICITY
- H03—ELECTRONIC CIRCUITRY
- H03K—PULSE TECHNIQUE
- H03K23/00—Pulse counters comprising counting chains; Frequency dividers comprising counting chains
- H03K23/64—Pulse counters comprising counting chains; Frequency dividers comprising counting chains with a base or radix other than a power of two
- H03K23/66—Pulse counters comprising counting chains; Frequency dividers comprising counting chains with a base or radix other than a power of two with a variable counting base, e.g. by presetting or by adding or suppressing pulses
- H03K23/667—Pulse counters comprising counting chains; Frequency dividers comprising counting chains with a base or radix other than a power of two with a variable counting base, e.g. by presetting or by adding or suppressing pulses by switching the base during a counting cycle
Landscapes
- Electronic Switches (AREA)
- Stabilization Of Oscillater, Synchronisation, Frequency Synthesizers (AREA)
Applications Claiming Priority (3)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
DE19828925 | 1998-06-29 | ||
DE19828925.1 | 1998-06-29 | ||
PCT/DE1999/001714 WO2000001071A1 (fr) | 1998-06-29 | 1999-06-11 | Diviseur de frequence statique avec rapport de division modifiable |
Publications (1)
Publication Number | Publication Date |
---|---|
JP2002519923A true JP2002519923A (ja) | 2002-07-02 |
Family
ID=7872357
Family Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
JP2000557549A Pending JP2002519923A (ja) | 1998-06-29 | 1999-06-11 | 分周比の切替可能なスタティック分周器 |
Country Status (3)
Country | Link |
---|---|
EP (1) | EP1095456A1 (fr) |
JP (1) | JP2002519923A (fr) |
WO (1) | WO2000001071A1 (fr) |
Families Citing this family (2)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
DE10013633A1 (de) | 2000-03-18 | 2001-09-20 | Inst Halbleiterphysik Gmbh | Statischer Frequenzteiler mit umschaltbarem Teilerverhältnis |
US6760397B2 (en) | 2001-11-16 | 2004-07-06 | Koninklijke Philips Electronics N.V. | High-speed programmable frequency-divider with synchronous reload |
Family Cites Families (2)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
JPS63244931A (ja) * | 1987-03-30 | 1988-10-12 | Nec Corp | 分周器 |
JP3349170B2 (ja) * | 1992-06-15 | 2002-11-20 | 日本電信電話株式会社 | Cmos可変分周回路 |
-
1999
- 1999-06-11 EP EP99938174A patent/EP1095456A1/fr not_active Withdrawn
- 1999-06-11 JP JP2000557549A patent/JP2002519923A/ja active Pending
- 1999-06-11 WO PCT/DE1999/001714 patent/WO2000001071A1/fr not_active Application Discontinuation
Also Published As
Publication number | Publication date |
---|---|
EP1095456A1 (fr) | 2001-05-02 |
WO2000001071A1 (fr) | 2000-01-06 |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
JP3553988B2 (ja) | 同期ディジタル論理回路 | |
US4560888A (en) | High-speed ECL synchronous logic circuit with an input logic circuit | |
JP3758285B2 (ja) | 遅延回路およびそれを用いた発振回路 | |
US6191629B1 (en) | Interlaced master-slave ECL D flip-flop | |
WO2007063965A1 (fr) | Oscillateur multiphase | |
US4316106A (en) | Dynamic ratioless circuitry for random logic applications | |
JPH04503135A (ja) | 高速プリスケーラ | |
US6573775B2 (en) | Integrated circuit flip-flops that utilize master and slave latched sense amplifiers | |
US7680238B2 (en) | Frequency divider circuit | |
US4160173A (en) | Logic circuit with two pairs of cross-coupled nand/nor gates | |
EP0238874B1 (fr) | Générateur de signaux temporels à résolution double de la fréquence d'horloge | |
US20020101262A1 (en) | Logical circuit | |
JPS61262314A (ja) | Cmos技術による静的双安定フリツプフロツプ回路 | |
US4309625A (en) | Flip-flop circuit | |
US6329861B1 (en) | Clock generator circuit | |
JP2002519923A (ja) | 分周比の切替可能なスタティック分周器 | |
US6133796A (en) | Programmable divider circuit with a tri-state inverter | |
JP2001285042A (ja) | ディジタル遅延補間器の中の負荷の平均一化 | |
JP2560698B2 (ja) | ラツチ回路 | |
JP2786463B2 (ja) | フリップフロップ回路 | |
US7612595B2 (en) | Sequence independent non-overlapping digital signal generator with programmable delay | |
US5175752A (en) | Frequency divider with reduced clock skew | |
US5113419A (en) | Digital shift register | |
JP3682765B2 (ja) | 周波数分周器 | |
WO1986003078A1 (fr) | Circuit logique pour application dans les diviseurs de frequence |
Legal Events
Date | Code | Title | Description |
---|---|---|---|
A02 | Decision of refusal |
Free format text: JAPANESE INTERMEDIATE CODE: A02 Effective date: 20040519 |