JP2002509314A - 既に使用されているシリアルポートに別の周辺装置を接続する方法と装置 - Google Patents
既に使用されているシリアルポートに別の周辺装置を接続する方法と装置Info
- Publication number
- JP2002509314A JP2002509314A JP2000540500A JP2000540500A JP2002509314A JP 2002509314 A JP2002509314 A JP 2002509314A JP 2000540500 A JP2000540500 A JP 2000540500A JP 2000540500 A JP2000540500 A JP 2000540500A JP 2002509314 A JP2002509314 A JP 2002509314A
- Authority
- JP
- Japan
- Prior art keywords
- computer
- peripheral device
- driver
- application
- serial port
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Pending
Links
Classifications
-
- G—PHYSICS
- G06—COMPUTING; CALCULATING OR COUNTING
- G06F—ELECTRIC DIGITAL DATA PROCESSING
- G06F13/00—Interconnection of, or transfer of information or other signals between, memories, input/output devices or central processing units
- G06F13/38—Information transfer, e.g. on bus
- G06F13/42—Bus transfer protocol, e.g. handshake; Synchronisation
- G06F13/4282—Bus transfer protocol, e.g. handshake; Synchronisation on a serial bus, e.g. I2C bus, SPI bus
- G06F13/4286—Bus transfer protocol, e.g. handshake; Synchronisation on a serial bus, e.g. I2C bus, SPI bus using a handshaking protocol, e.g. RS232C link
Landscapes
- Engineering & Computer Science (AREA)
- Theoretical Computer Science (AREA)
- Physics & Mathematics (AREA)
- General Engineering & Computer Science (AREA)
- General Physics & Mathematics (AREA)
- Information Transfer Systems (AREA)
Applications Claiming Priority (3)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
FR98/00275 | 1998-01-14 | ||
FR9800275A FR2773626A1 (fr) | 1998-01-14 | 1998-01-14 | Procede et son dispositif pour connecter sur le meme port serie deja utilise, un autre peripherique |
PCT/FR1998/002912 WO1999036857A1 (fr) | 1998-01-14 | 1998-12-30 | Procede et son dispositif pour connecter sur le meme port serie deja utilise, un autre appareil peripherique |
Publications (1)
Publication Number | Publication Date |
---|---|
JP2002509314A true JP2002509314A (ja) | 2002-03-26 |
Family
ID=9521725
Family Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
JP2000540500A Pending JP2002509314A (ja) | 1998-01-14 | 1998-12-30 | 既に使用されているシリアルポートに別の周辺装置を接続する方法と装置 |
Country Status (4)
Country | Link |
---|---|
EP (1) | EP1047997A1 (fr) |
JP (1) | JP2002509314A (fr) |
FR (1) | FR2773626A1 (fr) |
WO (1) | WO1999036857A1 (fr) |
Families Citing this family (1)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US7124222B2 (en) * | 2003-12-16 | 2006-10-17 | 1X1 Mobile, Ltd. | Control system and method for a communications interface |
Family Cites Families (4)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
FR2618926B1 (fr) * | 1987-10-30 | 1990-06-08 | Microphar | Dispositif a memoire de controle de l'utilisation d'un logiciel, du type cle |
US5367150A (en) * | 1988-09-26 | 1994-11-22 | Hitachi Maxell, Ltd. | Data processing system using IC card |
FR2668839A1 (fr) * | 1990-11-06 | 1992-05-07 | Bull Cp8 | Dispositif de securite, comportant une memoire et/ou un microcalculateur pour machines de traitement de l'information. |
DE4326735A1 (de) * | 1993-08-09 | 1995-02-16 | Siemens Nixdorf Inf Syst | Rechneranordnung mit wenigstens einer Chipkartenleseeinrichtung |
-
1998
- 1998-01-14 FR FR9800275A patent/FR2773626A1/fr active Pending
- 1998-12-30 WO PCT/FR1998/002912 patent/WO1999036857A1/fr not_active Application Discontinuation
- 1998-12-30 EP EP98964548A patent/EP1047997A1/fr not_active Withdrawn
- 1998-12-30 JP JP2000540500A patent/JP2002509314A/ja active Pending
Also Published As
Publication number | Publication date |
---|---|
FR2773626A1 (fr) | 1999-07-16 |
EP1047997A1 (fr) | 2000-11-02 |
WO1999036857A1 (fr) | 1999-07-22 |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
US8356118B2 (en) | Storage device and storage device access control method | |
EP0570683B1 (fr) | Serveur de réseau pour resources locales et éloignées | |
US4174536A (en) | Digital communications controller with firmware control | |
US5793967A (en) | Data collection and RF communications system and method of developing applications for same | |
US5579481A (en) | System and method for controlling data transfer between multiple interconnected computer systems with an untethered stylus | |
EP2120435B1 (fr) | Architecture d'un disque éclair d'ordinateur personnel de série universelle basée sur le bus | |
US5317693A (en) | Computer peripheral device network with peripheral address resetting capabilities | |
US4562533A (en) | Data communications system to system adapter | |
US5537558A (en) | Apparatus and method for communicating multiple devices through one PCMCIA interface | |
EP0881594A2 (fr) | Un système d'impression avec des dispositifs optionnels connectés en série | |
US5905905A (en) | System for copying IOBS from FIFO into I/O adapter, writing data completed IOB, and invalidating completed IOB in FIFO for reuse of FIFO | |
EP0165600A2 (fr) | Bus d'entrée/sortie pour ordinateur | |
US20120143990A1 (en) | Virtual serial port and protocol for use in serial-over-lan communication | |
JP2003526863A (ja) | スマートカードとホストステーションとの間の通信の方法 | |
KR20010041364A (ko) | 분산 시스템의 디바이스와 통신하는데 사용하기 위한 다운로드 가능한 코드를 제공하는 방법 및 장치 | |
JPS6240569A (ja) | 通信媒体装置および通信媒体によりデ−タを転送する方法 | |
EP1516261B1 (fr) | Systeme de bus, station utilisee dans un systeme de bus, et interface de bus | |
WO2001050219A2 (fr) | Protocole de communication pour dispositifs peripheriques serie | |
JP2002509314A (ja) | 既に使用されているシリアルポートに別の周辺装置を接続する方法と装置 | |
EP0270896A2 (fr) | Liaison de données et méthode de transfert de données pour système d'ordinateur personnel | |
CN104765710B (zh) | 一种包含双处理器的读卡器的工作方法 | |
JP3134821B2 (ja) | 通信システム | |
JP3101552B2 (ja) | 周辺バス利用の通信システム及び方法 | |
EP1617594A2 (fr) | Dispositif pour contrôler l'entrée provisoirement | |
US6625670B1 (en) | Network interface card asynchronous interface with signalling lines and at least eight data lines for switching between forward channel and reverse channel |