JP2002503370A - コプロセッサ・データ・アクセス制御 - Google Patents
コプロセッサ・データ・アクセス制御Info
- Publication number
- JP2002503370A JP2002503370A JP50180699A JP50180699A JP2002503370A JP 2002503370 A JP2002503370 A JP 2002503370A JP 50180699 A JP50180699 A JP 50180699A JP 50180699 A JP50180699 A JP 50180699A JP 2002503370 A JP2002503370 A JP 2002503370A
- Authority
- JP
- Japan
- Prior art keywords
- coprocessor
- register
- instruction
- data
- bit
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Granted
Links
- 238000012545 processing Methods 0.000 claims abstract description 128
- 238000012546 transfer Methods 0.000 claims abstract description 64
- 230000008859 change Effects 0.000 claims abstract description 13
- 230000004044 response Effects 0.000 claims description 10
- 238000003672 processing method Methods 0.000 claims description 6
- 230000001360 synchronised effect Effects 0.000 abstract description 2
- 238000003491 array Methods 0.000 abstract 1
- 230000007246 mechanism Effects 0.000 description 23
- 238000007792 addition Methods 0.000 description 22
- 238000009825 accumulation Methods 0.000 description 16
- 238000004364 calculation method Methods 0.000 description 14
- 229920006395 saturated elastomer Polymers 0.000 description 13
- 101100534231 Xenopus laevis src-b gene Proteins 0.000 description 11
- 230000006399 behavior Effects 0.000 description 10
- 238000000034 method Methods 0.000 description 10
- HJVCHYDYCYBBQX-HLTLHRPFSA-N (2s,3s,4e,6e,8s,9s)-3-amino-9-methoxy-2,6,8-trimethyl-10-phenyldeca-4,6-dienoic acid Chemical compound OC(=O)[C@@H](C)[C@@H](N)/C=C/C(/C)=C/[C@H](C)[C@@H](OC)CC1=CC=CC=C1 HJVCHYDYCYBBQX-HLTLHRPFSA-N 0.000 description 6
- PBLZLIFKVPJDCO-UHFFFAOYSA-N omega-Aminododecanoic acid Natural products NCCCCCCCCCCCC(O)=O PBLZLIFKVPJDCO-UHFFFAOYSA-N 0.000 description 6
- 230000008569 process Effects 0.000 description 6
- 238000010586 diagram Methods 0.000 description 5
- 230000006870 function Effects 0.000 description 5
- 230000033001 locomotion Effects 0.000 description 4
- 239000013256 coordination polymer Substances 0.000 description 3
- 239000000284 extract Substances 0.000 description 3
- 230000003993 interaction Effects 0.000 description 3
- 101001050286 Homo sapiens Jupiter microtubule associated homolog 1 Proteins 0.000 description 2
- 102100023133 Jupiter microtubule associated homolog 1 Human genes 0.000 description 2
- 206010000210 abortion Diseases 0.000 description 2
- 230000009471 action Effects 0.000 description 2
- 230000001174 ascending effect Effects 0.000 description 2
- 230000008901 benefit Effects 0.000 description 2
- 230000005540 biological transmission Effects 0.000 description 2
- 230000000295 complement effect Effects 0.000 description 2
- 238000013479 data entry Methods 0.000 description 2
- 238000001514 detection method Methods 0.000 description 2
- 238000011161 development Methods 0.000 description 2
- 230000000694 effects Effects 0.000 description 2
- 230000006872 improvement Effects 0.000 description 2
- 238000013470 microfluidic resistive pulse sensing Methods 0.000 description 2
- 230000001343 mnemonic effect Effects 0.000 description 2
- 230000002093 peripheral effect Effects 0.000 description 2
- 230000000717 retained effect Effects 0.000 description 2
- 230000005236 sound signal Effects 0.000 description 2
- 238000012360 testing method Methods 0.000 description 2
- 230000009466 transformation Effects 0.000 description 2
- 239000013598 vector Substances 0.000 description 2
- 101100243951 Caenorhabditis elegans pie-1 gene Proteins 0.000 description 1
- 101100058681 Drosophila melanogaster Btk29A gene Proteins 0.000 description 1
- 241001077885 Gesta Species 0.000 description 1
- 101000668165 Homo sapiens RNA-binding motif, single-stranded-interacting protein 1 Proteins 0.000 description 1
- 102100039692 RNA-binding motif, single-stranded-interacting protein 1 Human genes 0.000 description 1
- 208000027418 Wounds and injury Diseases 0.000 description 1
- 238000013459 approach Methods 0.000 description 1
- 230000006835 compression Effects 0.000 description 1
- 238000007906 compression Methods 0.000 description 1
- 239000012141 concentrate Substances 0.000 description 1
- 239000000470 constituent Substances 0.000 description 1
- 230000006378 damage Effects 0.000 description 1
- 238000013500 data storage Methods 0.000 description 1
- 230000001066 destructive effect Effects 0.000 description 1
- 235000019800 disodium phosphate Nutrition 0.000 description 1
- 238000000605 extraction Methods 0.000 description 1
- 208000014674 injury Diseases 0.000 description 1
- 238000009434 installation Methods 0.000 description 1
- 238000007726 management method Methods 0.000 description 1
- 238000013507 mapping Methods 0.000 description 1
- 230000003446 memory effect Effects 0.000 description 1
- 230000004048 modification Effects 0.000 description 1
- 238000012986 modification Methods 0.000 description 1
- 238000010606 normalization Methods 0.000 description 1
- 230000008520 organization Effects 0.000 description 1
- 230000035515 penetration Effects 0.000 description 1
- 230000008439 repair process Effects 0.000 description 1
- 230000033764 rhythmic process Effects 0.000 description 1
- 230000011664 signaling Effects 0.000 description 1
- 238000000844 transformation Methods 0.000 description 1
- 238000013519 translation Methods 0.000 description 1
Classifications
-
- G—PHYSICS
- G06—COMPUTING; CALCULATING OR COUNTING
- G06F—ELECTRIC DIGITAL DATA PROCESSING
- G06F9/00—Arrangements for program control, e.g. control units
- G06F9/06—Arrangements for program control, e.g. control units using stored programs, i.e. using an internal store of processing equipment to receive or retain programs
- G06F9/30—Arrangements for executing machine instructions, e.g. instruction decode
- G06F9/38—Concurrent instruction execution, e.g. pipeline or look ahead
-
- G—PHYSICS
- G06—COMPUTING; CALCULATING OR COUNTING
- G06F—ELECTRIC DIGITAL DATA PROCESSING
- G06F9/00—Arrangements for program control, e.g. control units
- G06F9/06—Arrangements for program control, e.g. control units using stored programs, i.e. using an internal store of processing equipment to receive or retain programs
- G06F9/30—Arrangements for executing machine instructions, e.g. instruction decode
- G06F9/34—Addressing or accessing the instruction operand or the result ; Formation of operand address; Addressing modes
- G06F9/355—Indexed addressing
- G06F9/3552—Indexed addressing using wraparound, e.g. modulo or circular addressing
-
- G—PHYSICS
- G06—COMPUTING; CALCULATING OR COUNTING
- G06F—ELECTRIC DIGITAL DATA PROCESSING
- G06F9/00—Arrangements for program control, e.g. control units
- G06F9/06—Arrangements for program control, e.g. control units using stored programs, i.e. using an internal store of processing equipment to receive or retain programs
- G06F9/30—Arrangements for executing machine instructions, e.g. instruction decode
- G06F9/30098—Register arrangements
- G06F9/30101—Special purpose registers
-
- G—PHYSICS
- G06—COMPUTING; CALCULATING OR COUNTING
- G06F—ELECTRIC DIGITAL DATA PROCESSING
- G06F9/00—Arrangements for program control, e.g. control units
- G06F9/06—Arrangements for program control, e.g. control units using stored programs, i.e. using an internal store of processing equipment to receive or retain programs
- G06F9/30—Arrangements for executing machine instructions, e.g. instruction decode
- G06F9/30098—Register arrangements
- G06F9/30105—Register structure
- G06F9/30109—Register structure having multiple operands in a single register
-
- G—PHYSICS
- G06—COMPUTING; CALCULATING OR COUNTING
- G06F—ELECTRIC DIGITAL DATA PROCESSING
- G06F9/00—Arrangements for program control, e.g. control units
- G06F9/06—Arrangements for program control, e.g. control units using stored programs, i.e. using an internal store of processing equipment to receive or retain programs
- G06F9/30—Arrangements for executing machine instructions, e.g. instruction decode
- G06F9/30098—Register arrangements
- G06F9/30105—Register structure
- G06F9/30112—Register structure comprising data of variable length
-
- G—PHYSICS
- G06—COMPUTING; CALCULATING OR COUNTING
- G06F—ELECTRIC DIGITAL DATA PROCESSING
- G06F9/00—Arrangements for program control, e.g. control units
- G06F9/06—Arrangements for program control, e.g. control units using stored programs, i.e. using an internal store of processing equipment to receive or retain programs
- G06F9/30—Arrangements for executing machine instructions, e.g. instruction decode
- G06F9/30098—Register arrangements
- G06F9/3012—Organisation of register space, e.g. banked or distributed register file
-
- G—PHYSICS
- G06—COMPUTING; CALCULATING OR COUNTING
- G06F—ELECTRIC DIGITAL DATA PROCESSING
- G06F9/00—Arrangements for program control, e.g. control units
- G06F9/06—Arrangements for program control, e.g. control units using stored programs, i.e. using an internal store of processing equipment to receive or retain programs
- G06F9/30—Arrangements for executing machine instructions, e.g. instruction decode
- G06F9/32—Address formation of the next instruction, e.g. by incrementing the instruction counter
- G06F9/322—Address formation of the next instruction, e.g. by incrementing the instruction counter for non-sequential address
- G06F9/325—Address formation of the next instruction, e.g. by incrementing the instruction counter for non-sequential address for loops, e.g. loop detection or loop counter
-
- G—PHYSICS
- G06—COMPUTING; CALCULATING OR COUNTING
- G06F—ELECTRIC DIGITAL DATA PROCESSING
- G06F9/00—Arrangements for program control, e.g. control units
- G06F9/06—Arrangements for program control, e.g. control units using stored programs, i.e. using an internal store of processing equipment to receive or retain programs
- G06F9/30—Arrangements for executing machine instructions, e.g. instruction decode
- G06F9/34—Addressing or accessing the instruction operand or the result ; Formation of operand address; Addressing modes
- G06F9/355—Indexed addressing
-
- G—PHYSICS
- G06—COMPUTING; CALCULATING OR COUNTING
- G06F—ELECTRIC DIGITAL DATA PROCESSING
- G06F9/00—Arrangements for program control, e.g. control units
- G06F9/06—Arrangements for program control, e.g. control units using stored programs, i.e. using an internal store of processing equipment to receive or retain programs
- G06F9/30—Arrangements for executing machine instructions, e.g. instruction decode
- G06F9/38—Concurrent instruction execution, e.g. pipeline or look ahead
- G06F9/3836—Instruction issuing, e.g. dynamic instruction scheduling or out of order instruction execution
- G06F9/3838—Dependency mechanisms, e.g. register scoreboarding
- G06F9/384—Register renaming
-
- G—PHYSICS
- G06—COMPUTING; CALCULATING OR COUNTING
- G06F—ELECTRIC DIGITAL DATA PROCESSING
- G06F9/00—Arrangements for program control, e.g. control units
- G06F9/06—Arrangements for program control, e.g. control units using stored programs, i.e. using an internal store of processing equipment to receive or retain programs
- G06F9/30—Arrangements for executing machine instructions, e.g. instruction decode
- G06F9/38—Concurrent instruction execution, e.g. pipeline or look ahead
- G06F9/3877—Concurrent instruction execution, e.g. pipeline or look ahead using a slave processor, e.g. coprocessor
-
- G—PHYSICS
- G06—COMPUTING; CALCULATING OR COUNTING
- G06F—ELECTRIC DIGITAL DATA PROCESSING
- G06F9/00—Arrangements for program control, e.g. control units
- G06F9/06—Arrangements for program control, e.g. control units using stored programs, i.e. using an internal store of processing equipment to receive or retain programs
- G06F9/30—Arrangements for executing machine instructions, e.g. instruction decode
- G06F9/38—Concurrent instruction execution, e.g. pipeline or look ahead
- G06F9/3877—Concurrent instruction execution, e.g. pipeline or look ahead using a slave processor, e.g. coprocessor
- G06F9/3879—Concurrent instruction execution, e.g. pipeline or look ahead using a slave processor, e.g. coprocessor for non-native instruction execution, e.g. executing a command; for Java instruction set
Landscapes
- Engineering & Computer Science (AREA)
- Software Systems (AREA)
- Theoretical Computer Science (AREA)
- Physics & Mathematics (AREA)
- General Engineering & Computer Science (AREA)
- General Physics & Mathematics (AREA)
- Advance Control (AREA)
Abstract
Description
Claims (1)
- 【特許請求の範囲】 1. データ処理装置であって、 コプロセッサ・メモリアクセス命令を含む中央処理装置命令を実行してデータ 処理動作を行う中央処理装置と、 前記中央処理装置に結合され、データワードを保持するメモリと、 前記中央処理装置と前記メモリに結合されたコプロセッサであって、コプロセ ッサにより処理されるメモリ内のデータワードをアドレスするのに、前記中央処 理装置により実行される前記コプロセッサ・メモリアクセス命令の制御下で、複 数のアドレシングモードの1つを使用することを特徴とするコプロセッサと を備えるデータ処理装置であって、 少なくとも1つのコプロセッサ・メモリアクセス命令が、前記中央処理装置が 前記メモリをアクセスするのに複数のアドレシングモードのどれを使用するかを 制御するアドレシングモード情報を含み、前記コプロセッサは、前記アドレシン グモード情報の少なくとも一部を使用して、前記少なくとも1つのコプロセッサ ・メモリアクセス命令に応答して、メモリとコプロセッサとの間で転送されるデ ータワードが何個であるかを制御する データ処理装置。 2. 請求項1に記載の装置であって、前記少なくとも1つのコプロセッサ・メ モリアクセス命令が、アドレス値を持つ前記中央処理装置内のレジスタを参照し 、前記アドレスモード情報がオフセットフィールドを含み、そこでは、アクセス されるべき前記メモリ内の開始アドレスが、前記少なくとも1つのコプロセッサ ・メモリアクセス命令の実行に際して、前記アドレス値と前記オフセット値の少 なくとも1つから決まることを特徴とする装置。 3. 請求項2に記載の装置であって、前記アドレス値への前記変更が、最終ア ドレス値を生成し、それが前記レジスタに書き戻されることを特徴とする装置。 4. 請求項2と3のいずれかに記載の装置であって、前記オフセットフィール ドの少なくとも一部が、前記コプロセッサにより使用されて、前記メモリと前記 コプロセッサとの間で転送されるデータの個数を制御することを特徴とする装置 。 5. 請求項4に記載の装置であって、前記アドレシングモード情報が1つ又は 2つ以上のフラグを持ち、それが、前記複数のアドレシングモードのどれが使用 されているかを制御し、且つ、前記メモリと前記コプロセッサの間で何個のデー タワードが転送されるかを決める際に、前記オフセットフィールドが前記コプロ セッサによって使用されるべきかどうかを制御することを特徴とする装置。 6. 請求項5に記載の装置であって、前記メモリと前記コプロセッサの間で何 個のデータワードが転送されるかを決める際に、前記オフセットフィールドが前 記コプロセッサによって使用されない場合、固定数のデータワードが前記メモリ と前記コプロセッサとの間で転送されることを特徴とする装置。 7. 請求項5に記載の装置であって、前記レジスタがアドレス値Rnを記憶し 、データワードの長さがWLバイトであり、前記オフセット値がMであり、前記 1つ又は2つ以上のフラグが、3つ以上の値ビットを備え、それらが、前記少な くとも1つのコプロセッサ・メモリアクセス命令を選択し、以下の1つに従って 動作することを特徴とする装置。 8. 請求項7に記載の装置であって、前記フラグが、 (i)前記アドレス値が元々前記レジスタに記憶されていたものであるか、前記 オフセットフィールドによって変更されたアドレス値であるかを指定するフラグ ビットPと、 (ii)前記変更が、元々レジスタに記憶されていた値から、前記オフセットフ ィールドで指定された値の加算又は減算のどちらであるかを指定するフラグビッ トUと、 (iii)前記アドレスレジスタ内の前記最終値が、前記レジスタに書き戻され るべきかどうかを指定するフラグビットWと を備えていることを特徴とする装置。 9. 請求項8に記載の装置であって、前記コプロセッサがP EOR Uを求 めて、データワードを1個又はM個転送すべきかを決定することを特徴とする装 置。 10.請求項8に記載の装置であって、前記レジスタが前記中央処理装置のプロ グラムカウンタレジスタPCであり、前記コプロセッサが、転送されるデータワ ードが1個かM個かを決めるために、P EOR(UOR(レジスタはPC)) を求めることを特徴とする装置。 11.以上の請求項のいずれかに記載の装置であって、前記中央処理装置及び前 記コプロセッサが、デジタル信号処理を行い、前記メモリと前記コプロセッサと の間で転送されるデータワードが、前記メモリに記憶された係数値のアレイ内か らの係数値を備えることを特徴とする装置。 12.請求項6及び請求項7乃至11のいずれかに記載の装置であって、前記固 定数のデータワードが単一のデータワードを含む事を特徴とする装置。 13.データ処理方法であって、 中央処理装置によりコプロセッサ・メモリアクセス命令を含む中央処理装置命 令を実行してデータ処理動作を行うステップと、 データワードを、前記中央処理装置に結合されたメモリで保持するステップと 、前記中央処理装置と前記メモリに結合されたコプロセッサによって、前記中央 処理装置により実行される前記コプロセッサ・メモリアクセス命令の制御下で、 複数のアドレシングモードの1つを使用することによって、処理されるメモリ内 のデータワードをアドレスするステップと を備えるデータ処理方法であって、 少なくとも1つのコプロセッサ・メモリアクセス命令が、前記中央処理装置が 前記メモリをアクセスするのに複数のアドレシングモードのどれを使用するかを 制御するアドレシングモード情報を含み、前記コプロセッサは、前記アドレシン グモード情報の少なくとも一部を使用して、前記少なくとも1つのコプロセッサ ・メモリアクセス命令に応答して、メモリとコプロセッサとの間で転送されるデ ータワードが何個であるかを制御する データ処理方法。
Applications Claiming Priority (3)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
GB9712041A GB2326253A (en) | 1997-06-10 | 1997-06-10 | Coprocessor data access control |
GB9712041.4 | 1997-06-10 | ||
PCT/GB1998/000083 WO1998057256A1 (en) | 1997-06-10 | 1998-01-12 | Coprocessor data access control |
Publications (2)
Publication Number | Publication Date |
---|---|
JP2002503370A true JP2002503370A (ja) | 2002-01-29 |
JP3681407B2 JP3681407B2 (ja) | 2005-08-10 |
Family
ID=10813904
Family Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
JP50180699A Expired - Fee Related JP3681407B2 (ja) | 1997-06-10 | 1998-01-12 | コプロセッサ・データ・アクセス制御 |
Country Status (12)
Country | Link |
---|---|
US (1) | US6002881A (ja) |
EP (1) | EP1010065B1 (ja) |
JP (1) | JP3681407B2 (ja) |
KR (1) | KR100505799B1 (ja) |
CN (1) | CN1103961C (ja) |
DE (1) | DE69801673T2 (ja) |
GB (1) | GB2326253A (ja) |
IL (1) | IL132681A (ja) |
MY (1) | MY116707A (ja) |
RU (1) | RU2195696C2 (ja) |
TW (1) | TW341689B (ja) |
WO (1) | WO1998057256A1 (ja) |
Cited By (4)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US7788472B2 (en) | 2003-06-13 | 2010-08-31 | Arm Limited | Instruction encoding within a data processing apparatus having multiple instruction sets |
JP2011096254A (ja) * | 2009-10-30 | 2011-05-12 | Arm Ltd | 乗累算演算を実行するための装置および方法 |
JP2011197774A (ja) * | 2010-03-17 | 2011-10-06 | Renesas Electronics Corp | プロセッサシステム |
US9405549B2 (en) | 2011-03-04 | 2016-08-02 | Nec Corporation | Deadlock avoidance method and deadlock avoidance mechanism |
Families Citing this family (61)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US6505290B1 (en) | 1997-09-05 | 2003-01-07 | Motorola, Inc. | Method and apparatus for interfacing a processor to a coprocessor |
US6041404A (en) * | 1998-03-31 | 2000-03-21 | Intel Corporation | Dual function system and method for shuffling packed data elements |
US6504495B1 (en) * | 1999-02-17 | 2003-01-07 | Arm Limited | Clipping data values in a data processing system |
KR100308618B1 (ko) * | 1999-02-27 | 2001-09-26 | 윤종용 | 단일 칩 상의 마이크로프로세서-코프로세서 시스템을 구비한 파이프라인 데이터 처리 시스템 및 호스트 마이크로프로세서와 코프로세서 사이의 인터페이스 방법 |
US6446221B1 (en) * | 1999-05-19 | 2002-09-03 | Arm Limited | Debug mechanism for data processing systems |
JP4425377B2 (ja) * | 1999-07-29 | 2010-03-03 | 株式会社ターボデータラボラトリー | データ処理装置、および、データ処理方法 |
EP1236092A4 (en) * | 1999-09-01 | 2006-07-26 | Intel Corp | BRANCH COMMAND FOR A PROCESSOR |
WO2001016702A1 (en) | 1999-09-01 | 2001-03-08 | Intel Corporation | Register set used in multithreaded parallel processor architecture |
WO2001016697A2 (en) * | 1999-09-01 | 2001-03-08 | Intel Corporation | Local register instruction for micro engine used in multithreadedparallel processor architecture |
US6588008B1 (en) * | 2000-04-11 | 2003-07-01 | International Business Machines Corporation | Assembler tool for processor-coprocessor computer systems |
KR100356013B1 (ko) * | 2000-08-10 | 2002-10-12 | 한국전자통신연구원 | 암호처리를 위한 범용 프로세서와 암호처리 코프로세서의접속장치 |
US7681018B2 (en) | 2000-08-31 | 2010-03-16 | Intel Corporation | Method and apparatus for providing large register address space while maximizing cycletime performance for a multi-threaded register file set |
US20020053017A1 (en) * | 2000-09-01 | 2002-05-02 | Adiletta Matthew J. | Register instructions for a multithreaded processor |
TW495714B (en) * | 2000-12-05 | 2002-07-21 | Faraday Tech Corp | Device and method for data access control and applied instruction format thereof |
GB2372848B (en) | 2001-02-20 | 2004-10-27 | Advanced Risc Mach Ltd | Data processing using a coprocessor |
US6633856B2 (en) * | 2001-06-15 | 2003-10-14 | Flarion Technologies, Inc. | Methods and apparatus for decoding LDPC codes |
US7673223B2 (en) * | 2001-06-15 | 2010-03-02 | Qualcomm Incorporated | Node processors for use in parity check decoders |
US6938196B2 (en) * | 2001-06-15 | 2005-08-30 | Flarion Technologies, Inc. | Node processors for use in parity check decoders |
US6848074B2 (en) | 2001-06-21 | 2005-01-25 | Arc International | Method and apparatus for implementing a single cycle operation in a data processing system |
US6961888B2 (en) * | 2002-08-20 | 2005-11-01 | Flarion Technologies, Inc. | Methods and apparatus for encoding LDPC codes |
US6957375B2 (en) * | 2003-02-26 | 2005-10-18 | Flarion Technologies, Inc. | Method and apparatus for performing low-density parity-check (LDPC) code operations using a multi-level permutation |
US20070234178A1 (en) * | 2003-02-26 | 2007-10-04 | Qualcomm Incorporated | Soft information scaling for interactive decoding |
US7231577B2 (en) * | 2003-02-26 | 2007-06-12 | Qualcomm Incorporated | Soft information scaling for iterative decoding |
US7430652B2 (en) * | 2003-03-28 | 2008-09-30 | Tarari, Inc. | Devices for performing multiple independent hardware acceleration operations and methods for performing same |
US7434145B2 (en) * | 2003-04-02 | 2008-10-07 | Qualcomm Incorporated | Extracting soft information in a block-coherent communication system |
US7231557B2 (en) * | 2003-04-02 | 2007-06-12 | Qualcomm Incorporated | Methods and apparatus for interleaving in a block-coherent communication system |
US8196000B2 (en) * | 2003-04-02 | 2012-06-05 | Qualcomm Incorporated | Methods and apparatus for interleaving in a block-coherent communication system |
US7237181B2 (en) * | 2003-12-22 | 2007-06-26 | Qualcomm Incorporated | Methods and apparatus for reducing error floors in message passing decoders |
CN100407690C (zh) * | 2004-01-09 | 2008-07-30 | 华为技术有限公司 | 一种cpu与协处理单元通信的方法及系统 |
CN100405758C (zh) * | 2004-01-20 | 2008-07-23 | 海信集团有限公司 | 可重构密码协处理器的移位模块 |
US7304996B1 (en) * | 2004-03-30 | 2007-12-04 | Extreme Networks, Inc. | System and method for assembling a data packet |
US7822032B1 (en) * | 2004-03-30 | 2010-10-26 | Extreme Networks, Inc. | Data structures for supporting packet data modification operations |
US7353364B1 (en) * | 2004-06-30 | 2008-04-01 | Sun Microsystems, Inc. | Apparatus and method for sharing a functional unit execution resource among a plurality of functional units |
US7167971B2 (en) * | 2004-06-30 | 2007-01-23 | International Business Machines Corporation | System and method for adaptive run-time reconfiguration for a reconfigurable instruction set co-processor architecture |
US7346832B2 (en) * | 2004-07-21 | 2008-03-18 | Qualcomm Incorporated | LDPC encoding methods and apparatus |
US7395490B2 (en) | 2004-07-21 | 2008-07-01 | Qualcomm Incorporated | LDPC decoding methods and apparatus |
US7127659B2 (en) | 2004-08-02 | 2006-10-24 | Qualcomm Incorporated | Memory efficient LDPC decoding methods and apparatus |
US7689640B2 (en) * | 2005-06-06 | 2010-03-30 | Atmel Corporation | Method and apparatus for formatting numbers in microprocessors |
US7490223B2 (en) * | 2005-10-31 | 2009-02-10 | Sun Microsystems, Inc. | Dynamic resource allocation among master processors that require service from a coprocessor |
US7555514B2 (en) * | 2006-02-13 | 2009-06-30 | Atmel Corportation | Packed add-subtract operation in a microprocessor |
US7496893B2 (en) * | 2006-06-15 | 2009-02-24 | International Business Machines Corporation | Method for no-demand composition and teardown of service infrastructure |
US7925862B2 (en) * | 2006-06-27 | 2011-04-12 | Freescale Semiconductor, Inc. | Coprocessor forwarding load and store instructions with displacement to main processor for cache coherent execution when program counter value falls within predetermined ranges |
US7805590B2 (en) * | 2006-06-27 | 2010-09-28 | Freescale Semiconductor, Inc. | Coprocessor receiving target address to process a function and to send data transfer instructions to main processor for execution to preserve cache coherence |
US9020146B1 (en) * | 2007-09-18 | 2015-04-28 | Rockwell Collins, Inc. | Algorithm agile programmable cryptographic processor |
US8078836B2 (en) | 2007-12-30 | 2011-12-13 | Intel Corporation | Vector shuffle instructions operating on multiple lanes each having a plurality of data elements using a common set of per-lane control bits |
US8667254B1 (en) * | 2008-05-15 | 2014-03-04 | Xilinx, Inc. | Method and apparatus for processing data in an embedded system |
US8139583B1 (en) | 2008-09-30 | 2012-03-20 | Extreme Networks, Inc. | Command selection in a packet forwarding device |
CN101777037B (zh) * | 2010-02-03 | 2013-05-08 | 中兴通讯股份有限公司 | 一种查找引擎实时系统内数据传输的方法和系统 |
US9304774B2 (en) * | 2011-02-04 | 2016-04-05 | Qualcomm Incorporated | Processor with a coprocessor having early access to not-yet issued instructions |
US8605732B2 (en) | 2011-02-15 | 2013-12-10 | Extreme Networks, Inc. | Method of providing virtual router functionality |
CN104053657B (zh) * | 2012-01-20 | 2017-04-26 | 可奥熙搜路司有限公司 | 硫代环氧基系光学材料的制造方法及其聚合性合成物 |
US9280344B2 (en) * | 2012-09-27 | 2016-03-08 | Texas Instruments Incorporated | Repeated execution of instruction with field indicating trigger event, additional instruction, or trigger signal destination |
US9069900B2 (en) * | 2013-03-28 | 2015-06-30 | Intel Mobile Communications GmbH | Method for determining whether a machine code instruction of a machine code program is executed in the machine code program |
CN105242909B (zh) * | 2015-11-24 | 2017-08-11 | 无锡江南计算技术研究所 | 一种基于多版本代码生成的众核循环分块方法 |
KR102420897B1 (ko) * | 2016-03-17 | 2022-07-18 | 에스케이하이닉스 주식회사 | 메모리 모듈, 이를 포함하는 메모리 시스템 및 그의 동작 방법 |
US10204044B2 (en) * | 2016-05-18 | 2019-02-12 | Sap Se | Memory management process using data sheet |
CN108268281B (zh) * | 2017-01-04 | 2021-12-07 | 中科创达软件股份有限公司 | 处理器协同方法及电路 |
US11334355B2 (en) * | 2017-05-04 | 2022-05-17 | Futurewei Technologies, Inc. | Main processor prefetching operands for coprocessor operations |
GB2570729B (en) | 2018-02-06 | 2022-04-06 | Xmos Ltd | Processing system |
KR20190118020A (ko) * | 2018-04-09 | 2019-10-17 | 에스케이하이닉스 주식회사 | 반도체 장치 |
US11138009B2 (en) * | 2018-08-10 | 2021-10-05 | Nvidia Corporation | Robust, efficient multiprocessor-coprocessor interface |
Family Cites Families (5)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US5193159A (en) * | 1986-09-24 | 1993-03-09 | Hitachi, Ltd. | Microprocessor system |
US4943915A (en) * | 1987-09-29 | 1990-07-24 | Digital Equipment Corporation | Apparatus and method for synchronization of a coprocessor unit in a pipelined central processing unit |
JPH0748179B2 (ja) * | 1988-10-12 | 1995-05-24 | 日本電気株式会社 | データ処理装置 |
EP0442041A3 (en) * | 1990-01-18 | 1991-09-04 | National Semiconductor Corporation | Integrated digital signal processor/general purpose cpu with shared internal memory |
JP2682469B2 (ja) * | 1994-09-20 | 1997-11-26 | 日本電気株式会社 | 命令コード符号化方式 |
-
1997
- 1997-06-10 GB GB9712041A patent/GB2326253A/en not_active Withdrawn
- 1997-06-27 TW TW086109068A patent/TW341689B/zh not_active IP Right Cessation
- 1997-09-17 US US08/932,053 patent/US6002881A/en not_active Expired - Fee Related
-
1998
- 1998-01-12 CN CN98806108A patent/CN1103961C/zh not_active Expired - Fee Related
- 1998-01-12 IL IL13268198A patent/IL132681A/xx not_active IP Right Cessation
- 1998-01-12 RU RU2000100357/09A patent/RU2195696C2/ru not_active IP Right Cessation
- 1998-01-12 WO PCT/GB1998/000083 patent/WO1998057256A1/en active IP Right Grant
- 1998-01-12 EP EP98900577A patent/EP1010065B1/en not_active Expired - Lifetime
- 1998-01-12 KR KR10-1999-7011130A patent/KR100505799B1/ko not_active IP Right Cessation
- 1998-01-12 DE DE69801673T patent/DE69801673T2/de not_active Expired - Lifetime
- 1998-01-12 JP JP50180699A patent/JP3681407B2/ja not_active Expired - Fee Related
- 1998-01-27 MY MYPI98000374A patent/MY116707A/en unknown
Cited By (4)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US7788472B2 (en) | 2003-06-13 | 2010-08-31 | Arm Limited | Instruction encoding within a data processing apparatus having multiple instruction sets |
JP2011096254A (ja) * | 2009-10-30 | 2011-05-12 | Arm Ltd | 乗累算演算を実行するための装置および方法 |
JP2011197774A (ja) * | 2010-03-17 | 2011-10-06 | Renesas Electronics Corp | プロセッサシステム |
US9405549B2 (en) | 2011-03-04 | 2016-08-02 | Nec Corporation | Deadlock avoidance method and deadlock avoidance mechanism |
Also Published As
Publication number | Publication date |
---|---|
JP3681407B2 (ja) | 2005-08-10 |
DE69801673T2 (de) | 2002-08-29 |
CN1260054A (zh) | 2000-07-12 |
DE69801673D1 (de) | 2001-10-18 |
IL132681A (en) | 2003-07-31 |
MY116707A (en) | 2004-03-31 |
TW341689B (en) | 1998-10-01 |
KR20010013147A (ko) | 2001-02-26 |
KR100505799B1 (ko) | 2005-08-04 |
EP1010065B1 (en) | 2001-09-12 |
GB2326253A (en) | 1998-12-16 |
IL132681A0 (en) | 2001-03-19 |
WO1998057256A1 (en) | 1998-12-17 |
GB9712041D0 (en) | 1997-08-06 |
RU2195696C2 (ru) | 2002-12-27 |
US6002881A (en) | 1999-12-14 |
EP1010065A1 (en) | 2000-06-21 |
CN1103961C (zh) | 2003-03-26 |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
JP3756195B2 (ja) | デジタル信号処理集積回路アーキテクチャ | |
JP2002503370A (ja) | コプロセッサ・データ・アクセス制御 | |
US5881257A (en) | Data processing system register control | |
US5784602A (en) | Method and apparatus for digital signal processing for integrated circuit architecture | |
US5881263A (en) | Non-instruction base register addressing in a data processing apparatus | |
US5969975A (en) | Data processing apparatus registers | |
US5881259A (en) | Input operand size and hi/low word selection control in data processing systems | |
WO1998012626A1 (en) | Data processing condition code flags | |
JP3645573B2 (ja) | データ処理装置におけるレジスタ・アドレッシング | |
JP3662259B2 (ja) | データ処理条件コード・フラグ | |
JP3645574B2 (ja) | データ処理システムにおける入力オペランド制御 | |
JP2001504956A (ja) | データ処理システム・レジスタ制御 | |
JP2001501329A (ja) | データ処理装置レジスタ |
Legal Events
Date | Code | Title | Description |
---|---|---|---|
A621 | Written request for application examination |
Free format text: JAPANESE INTERMEDIATE CODE: A621 Effective date: 20040414 |
|
TRDD | Decision of grant or rejection written | ||
A01 | Written decision to grant a patent or to grant a registration (utility model) |
Free format text: JAPANESE INTERMEDIATE CODE: A01 Effective date: 20050510 |
|
A61 | First payment of annual fees (during grant procedure) |
Free format text: JAPANESE INTERMEDIATE CODE: A61 Effective date: 20050518 |
|
R150 | Certificate of patent or registration of utility model |
Free format text: JAPANESE INTERMEDIATE CODE: R150 |
|
FPAY | Renewal fee payment (event date is renewal date of database) |
Free format text: PAYMENT UNTIL: 20090527 Year of fee payment: 4 |
|
FPAY | Renewal fee payment (event date is renewal date of database) |
Free format text: PAYMENT UNTIL: 20100527 Year of fee payment: 5 |
|
FPAY | Renewal fee payment (event date is renewal date of database) |
Free format text: PAYMENT UNTIL: 20110527 Year of fee payment: 6 |
|
LAPS | Cancellation because of no payment of annual fees |