JP2002356769A5 - Plasma processing method - Google Patents

Plasma processing method Download PDF

Info

Publication number
JP2002356769A5
JP2002356769A5 JP2001161606A JP2001161606A JP2002356769A5 JP 2002356769 A5 JP2002356769 A5 JP 2002356769A5 JP 2001161606 A JP2001161606 A JP 2001161606A JP 2001161606 A JP2001161606 A JP 2001161606A JP 2002356769 A5 JP2002356769 A5 JP 2002356769A5
Authority
JP
Japan
Prior art keywords
plasma processing
processing
processing method
time
plasma
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Pending
Application number
JP2001161606A
Other languages
Japanese (ja)
Other versions
JP2002356769A (en
Filing date
Publication date
Application filed filed Critical
Priority to JP2001161606A priority Critical patent/JP2002356769A/en
Priority claimed from JP2001161606A external-priority patent/JP2002356769A/en
Publication of JP2002356769A publication Critical patent/JP2002356769A/en
Publication of JP2002356769A5 publication Critical patent/JP2002356769A5/en
Pending legal-status Critical Current

Links

Description

【特許請求の範囲】
【請求項1】 一つの処理室における処理時間を複数に分割し、各処理の間に待機時間をあけることを特徴とするプラズマ処理方法。
【請求項2】 各処理の時間を不均等に設定することを特徴とする請求項1記載のプラズマ処理方法。
【請求項3】 各処理の間の待機時間を不均等に設定することを特徴とする請求項1又は2記載のプラズマ処理方法。
【請求項4】 各処理の時間のうち、n番目の時間をtn とし、(n+1)番目の時間をt(n+1) として、tn >t(n+1) に設定することを特徴とする請求項2記載のプラズマ処理方法。
【請求項5】 各処理の間の待機時間のうち、n番目の時間をTn とし、(n+1)番目の時間をT(n+1) として、Tn >T(n+1) に設定することを特徴とする請求項3記載のプラズマ処理方法。
【請求項6】 各処理の時間のうち、n番目の時間をtn とし、m番目の時間をtm とし、各処理の間の待機時間のうち、n番目の時間をTn とし、m番目の時間をTm として、tn >tm の関係を満たすnとmのすべての組み合わせについて、Tn >Tm の関係を満たすことを特徴とする請求項2又は3記載のプラズマ処理方法。
【請求項7】 各処理において投入される電力のうち、n番目の電力をPn とし、(n+1)番目の時間をP(n+1) として、Pn >P(n+1) に設定することを特徴とする請求項1記載のプラズマ処理方法。
【請求項8】 複数の処理室でプラズマ処理を行うとともに、各処理室にて連続してプラズマ処理を行うプラズマ処理方法において、一度に連続処理すると基板温度が最高許容温度以上になる処理室におけるプラズマ処理について、請求項1〜7の何れかに記載のプラズマ処理方法を用いることを特徴とするプラズマ処理方法。
【請求項9】 複数の処理室でプラズマ処理を行うとともに、各処理室にて連続してプラズマ処理を行うプラズマ処理方法において、一度に連続処理すると基板温度が最高許容温度以上になる処理室におけるプラズマ処理について、請求項1〜7の何れかに記載のプラズマ処理方法を用い、かつそれ以外の処理室におけるプラズマ処理については個々の処理室における処理時間を複数に分割しないことを特徴とするプラズマ処理方法。
【請求項10】 複数の処理室でプラズマ処理を行うとともに、各処理室にて連続してプラズマ処理を行うプラズマ処理方法において、複数の連続した処理室において同じ処理を行う場合に、複数の処理室のうちで、少なくとも何れかの後続する処理室における合計処理時間を、先行する処理室における合計処理時間よりも短くすることを特徴とするプラズマ処理方法。
[Claims]
1. A plasma processing method, wherein a processing time in one processing chamber is divided into a plurality of times, and a standby time is provided between each processing.
2. The plasma processing method according to claim 1, wherein the time of each processing is set unequally.
3. The plasma processing method according to claim 1, wherein a standby time between each processing is set unequally.
4. The method according to claim 2, wherein, among the processing times, the n-th time is tn, the (n + 1) -th time is t (n + 1), and tn> t (n + 1). The plasma processing method as described above.
5. The method according to claim 1, wherein the n-th time is Tn, the (n + 1) -th time is T (n + 1), and Tn> T (n + 1). The plasma processing method according to claim 3.
6. An n-th time in each processing time is represented by tn, an m-th time is represented by tm, and an n-th time in the waiting time between the processings is represented by Tn. The plasma processing method according to claim 2, wherein Tm is defined as Tm, and for all combinations of n and m that satisfy the relationship of tn> tm, the relationship of Tn> Tm is satisfied. 5.
7. The power supplied in each process is set as Pn> P (n + 1), where Pn is the nth power and P (n + 1) is the (n + 1) th time. The plasma processing method according to claim 1.
8. A plasma processing method in which plasma processing is performed in a plurality of processing chambers and plasma processing is continuously performed in each of the processing chambers. A plasma processing method using the plasma processing method according to any one of claims 1 to 7 for the plasma processing.
9. A plasma processing method in which plasma processing is performed in a plurality of processing chambers and plasma processing is continuously performed in each of the processing chambers. The plasma processing, wherein the plasma processing method according to any one of claims 1 to 7 is used, and the plasma processing in the other processing chamber does not divide the processing time in each processing chamber into a plurality of pieces. Processing method.
10. A plasma processing method in which plasma processing is performed in a plurality of processing chambers and the plasma processing is performed continuously in each of the processing chambers. A plasma processing method, wherein a total processing time in at least one of the following processing chambers is shorter than a total processing time in a preceding processing chamber.

【0001】
【発明の属する技術分野】
本発明は、スパッタリング、CVD、ドライエッチングなどのプラズマを用いて処理を行うプラズマ処理方法に関するものである。
[0001]
TECHNICAL FIELD OF THE INVENTION
The present invention relates sputtering, CVD, a plasma treatment how to perform the process using a plasma such as dry etching.

本発明は、上記従来の問題に鑑み、基板の最高到達温度を低減できるプラズマ処理方法を提供することを目的としている。
In view of the above-described conventional problems, and its object is to provide a plasma processing how that can reduce the maximum temperature of the substrate.

【0021】
【発明の実施の形態】
以下、本発明のプラズマ処理方法の一実施形態について、図1〜図3を参照して説明する。
[0021]
BEST MODE FOR CARRYING OUT THE INVENTION
Hereinafter, an embodiment of a plasma processing how the present invention will be described with reference to FIGS.

次に、本発明のプラズマ処理方法の他の実施形態について、図4を参照して説明する。
Next, another embodiment of a plasma treatment how the present invention will be described with reference to FIG.

【0040】
【発明の効果】
本発明のプラズマ処理方法によれば、以上のように基板に対するプラズマ処理を複数回に分けて行い、処理の間の休止時間に基板を冷却しながら処理を行うことで基板の最高到達温度を低く抑えることができる。
[0040]
【The invention's effect】
According to the plasma treatment how the present invention, the maximum temperature of the substrate by performing the process while cooling the substrate to a plasma treatment to the substrate is performed a plurality of times, the pause time between the processing as described above It can be kept low.

【図面の簡単な説明】
【図1】
本発明のプラズマ処理方法をスパッタリング装置に適用した一実施形態の概略構成図である。
【図2】
同実施形態における成膜工程の一例の説明図である。
【図3】
同実施形態における各種成膜工程による基板の最高到達温度の低減効果を示す説明図である。
【図4】
本発明のプラズマ処理方法の他の実施形態の概略構成を示す平面図である。
【図5】
従来例のスパッタリング装置の概略構成図である。
【図6】
同従来例における成膜工程の説明図である。
【符号の説明】
1 真空処理室
4 ターゲット
7 基板
8 遮蔽板
[Brief description of the drawings]
FIG.
BRIEF DESCRIPTION OF THE DRAWINGS It is the schematic block diagram of one Embodiment which applied the plasma processing method of this invention to the sputtering device.
FIG. 2
It is explanatory drawing of an example of the film-forming process in the embodiment.
FIG. 3
It is explanatory drawing which shows the reduction effect of the maximum attainment temperature of a board | substrate by various film-forming processes in the same embodiment.
FIG. 4
FIG. 9 is a plan view illustrating a schematic configuration of another embodiment of the plasma processing method of the present invention.
FIG. 5
It is a schematic structure figure of the conventional sputtering device.
FIG. 6
It is explanatory drawing of the film-forming process in the same prior art example.
[Explanation of symbols]
1 vacuum processing chamber 4 target 7 substrate 8 shielding plate

JP2001161606A 2001-05-30 2001-05-30 Method and apparatus for plasma treatment Pending JP2002356769A (en)

Priority Applications (1)

Application Number Priority Date Filing Date Title
JP2001161606A JP2002356769A (en) 2001-05-30 2001-05-30 Method and apparatus for plasma treatment

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
JP2001161606A JP2002356769A (en) 2001-05-30 2001-05-30 Method and apparatus for plasma treatment

Publications (2)

Publication Number Publication Date
JP2002356769A JP2002356769A (en) 2002-12-13
JP2002356769A5 true JP2002356769A5 (en) 2007-12-27

Family

ID=19004858

Family Applications (1)

Application Number Title Priority Date Filing Date
JP2001161606A Pending JP2002356769A (en) 2001-05-30 2001-05-30 Method and apparatus for plasma treatment

Country Status (1)

Country Link
JP (1) JP2002356769A (en)

Families Citing this family (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
DE102010000447A1 (en) * 2010-02-17 2011-08-18 Aixtron Ag, 52134 Coating device and method for operating a coating device with a screen plate

Family Cites Families (10)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPS4933032B1 (en) * 1969-08-29 1974-09-04
JPS6376871A (en) * 1986-09-19 1988-04-07 Hitachi Ltd Method and apparatus for forming thin film
JPH01142453U (en) * 1988-03-22 1989-09-29
JPH04210473A (en) * 1990-11-30 1992-07-31 Fujitsu Ltd Production of semiconductor device
JPH05230628A (en) * 1992-02-18 1993-09-07 Fujitsu Ltd Metal film forming device and metal recovery method in metal film forming device
JPH0644836A (en) * 1992-07-22 1994-02-18 Tonen Corp Manufacture of transparent conductive thin film and its device
JPH06330308A (en) * 1993-05-20 1994-11-29 Canon Inc Sputtering method, production of optical recording medium and optical recording medium
JPH07173624A (en) * 1993-12-16 1995-07-11 Ricoh Co Ltd Production of magneto-optical recording medium
JP2000045063A (en) * 1998-07-28 2000-02-15 Teijin Ltd Film with transparent conductive thin film and its production
JP2000285530A (en) * 1999-04-01 2000-10-13 Ricoh Co Ltd Apparatus for production of optical disk

Similar Documents

Publication Publication Date Title
AU6339590A (en) Sputtering apparatus and sputtering processing system using the same
KR920003428A (en) Treatment method and device
JPS6037129A (en) Equipment for manufacturing semiconductor
US4033027A (en) Dividing metal plated semiconductor wafers
WO2002037541A3 (en) Etch chamber for etching dielectric layer with expanded process window
JP2020534677A (en) Board routing and throughput modeling
WO2004025696A3 (en) Active matrix backplane for controlling controlled elements and method of manufacture thereof
WO2004111727A3 (en) Methods of removing photoresist from substrates
JP2002356769A5 (en) Plasma processing method
AU2003270874A1 (en) Computationally efficient mathematical engine
US6293291B1 (en) Method and apparatus for the treatment of objects, preferably wafers
JPS62193141A (en) Wafer holding mechanism
JP7101096B2 (en) Plasma processing method and plasma processing equipment
JPH09302484A (en) Discharge cleaning device of magnetic neutron beam plasma type
JPH06260450A (en) Dry-etching device
WO2018067463A1 (en) Methods and apparatus to prevent interference between processing chambers
Chang et al. The fabrication and characterization of PZT thin film acoustic devices for application in underwater robotic systems
WO2020005394A1 (en) Method of isotropic etching of silicon oxide utilizing fluorocarbon chemistry
KR101626467B1 (en) Substrate tretment apparatus
JP3708940B2 (en) Coating method for reaction chamber of CVD apparatus
Jayakumar et al. Design of combined Radix-2, Radix-4 and Radix-8 based single path delay feedback (SDF) FFT
JPH02205666A (en) Formation of sputtered film
JPS61172333A (en) Semiconductor manufacturing equipment
JPH02215126A (en) Dry processing of semiconductor wafer and processing device therefor
JP2005203512A5 (en)