JP2002334896A - Method for forming bump electrode - Google Patents
Method for forming bump electrodeInfo
- Publication number
- JP2002334896A JP2002334896A JP2001136212A JP2001136212A JP2002334896A JP 2002334896 A JP2002334896 A JP 2002334896A JP 2001136212 A JP2001136212 A JP 2001136212A JP 2001136212 A JP2001136212 A JP 2001136212A JP 2002334896 A JP2002334896 A JP 2002334896A
- Authority
- JP
- Japan
- Prior art keywords
- ring
- electrode
- forming
- pad
- insulating film
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Pending
Links
Classifications
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/10—Bump connectors; Manufacturing methods related thereto
- H01L2224/11—Manufacturing methods
Abstract
Description
【0001】[0001]
【発明の属する技術分野】本発明は半導体ウエハ内の半
導体チップのパット上の突起電極の製造方法に関するも
のである。BACKGROUND OF THE INVENTION 1. Field of the Invention The present invention relates to a method for manufacturing a bump electrode on a pad of a semiconductor chip in a semiconductor wafer.
【0002】[0002]
【従来の技術】近年、半導体パッケージの小型化及び半
導体チップをマザーボートに高密度化実装するため、半
導体チップを直接フェイスダウン方式で、基板上に実装
するフリップチップ実装が開発されている。なかでも、
ACF(AntiConductiveFilm)実装
に使われる狭ピッチで高さの高い突起電極を安価に製造
する市場要求が本格化している。2. Description of the Related Art In recent years, flip chip mounting in which a semiconductor chip is directly mounted on a substrate in a face-down manner has been developed in order to reduce the size of a semiconductor package and mount the semiconductor chip on a motherboard with high density. Above all,
The market demand for inexpensively manufacturing narrow and high-pitch protruding electrodes used for ACF (Anticonductive Film) mounting is in full swing.
【0003】図5は、従来の無電解メッキ法による突起
電極の製造方法を示し、図6は、従来の無電解メッキ法
により形成した隣り合う突起電極の上面図と断面図を示
し、図7は、従来の他の無電解メッキ法による突起電極
の製造方法を示す。FIG. 5 shows a method of manufacturing a protruding electrode by a conventional electroless plating method. FIG. 6 shows a top view and a sectional view of adjacent protruding electrodes formed by a conventional electroless plating method. Shows a method for manufacturing a bump electrode by another conventional electroless plating method.
【0004】図5(a)に示す半導体ウエハは、ウエハ
1上に素子を形成し(図示せず)、外部電極用のパット
3を形成し、前記素子及びパット3をパッシベーション
膜2により、保護する。In a semiconductor wafer shown in FIG. 5A, elements are formed on a wafer 1 (not shown), a pad 3 for an external electrode is formed, and the element and the pad 3 are protected by a passivation film 2. I do.
【0005】次に、図5(b)に示す突起電極形成工程
は、パット3の表面をソフトエッティングし、ジンケー
ト処理でパット3の表面のアルミニウムを亜鉛に置換
し、無電解ニッケルメッキと無電解金メッキを行い、突
起電極5を形成する。[0005] Next, in the protruding electrode forming step shown in FIG. 5B, the surface of the pad 3 is soft-etched, the aluminum on the surface of the pad 3 is replaced with zinc by zincate treatment, and electroless nickel plating is performed. Electrolytic gold plating is performed to form the protruding electrodes 5.
【0006】図6(a)は、隣り合う突起電極の上面図
である。パット3上に無電解メッキ法で突起電極5が形
成されている。FIG. 6A is a top view of adjacent protruding electrodes. The projecting electrode 5 is formed on the pad 3 by an electroless plating method.
【0007】図6(b)は、図6(a)のA−A’断面
図である。ウエハ3に形成されたパット3上に突起電極
5が形成されている。無電解メッキ法はメッキが等方析
出するため、突起電極5の高さと同等のメッキ析出が、
パッシベーション膜2上の平面方向に析出する。そのた
め、突起電極の高さを高くすると、隣り合うパット間の
スペースが少なくなるため、突起電極の高さを高くでき
ない問題があった。FIG. 6B is a sectional view taken along the line AA ′ of FIG. 6A. The protruding electrode 5 is formed on the pad 3 formed on the wafer 3. In the electroless plating method, the plating is isotropically deposited.
It is deposited in the plane direction on the passivation film 2. Therefore, when the height of the protruding electrode is increased, the space between adjacent pads is reduced, so that there has been a problem that the height of the protruding electrode cannot be increased.
【0008】図7(a)に示す半導体ウエハは、図5
(a)と同じであるため説明は省略する。The semiconductor wafer shown in FIG.
Description is omitted because it is the same as (a).
【0009】次に、図7(b)に示すパターン形成工程
は、後工程の無電解メッキ液に耐えられる感光性ポリイ
ミドをスピンコート法で厚塗りし、露光し、現像し、キ
ュアすることで、パット3を開口したパターン10を形
成する。Next, in a pattern forming step shown in FIG. 7B, a photosensitive polyimide which can withstand an electroless plating solution in a later step is thickly coated by a spin coating method, exposed, developed, and cured. Then, a pattern 10 having the pad 3 opened is formed.
【0010】次に、図7(c)に示す突起電極形成工程
は、パット3の表面をソフトエッティングし、ジンケー
ト処理でパット3の表面のアルミニウムを亜鉛に置換
し、無電解ニッケルメッキと無電解金メッキを行い、突
起電極5を形成する。Next, in the protruding electrode forming step shown in FIG. 7C, the surface of the pad 3 is soft-etched, the aluminum on the surface of the pad 3 is replaced with zinc by zincate treatment, and electroless nickel plating is performed. Electrolytic gold plating is performed to form the bump electrodes 5.
【0011】次に、図7(d)に示す剥離工程は、ヒド
ラジンで無電解メッキのマスクとなったポリイミドを剥
離する。しかし、高さの高い突起電極を作るため、ポリ
イミドを厚塗りすると、剥離に時間がかかる等の問題が
あった。Next, in a peeling step shown in FIG. 7D, polyimide serving as a mask for electroless plating is peeled with hydrazine. However, when polyimide is thickly applied in order to produce a tall protruding electrode, there has been a problem that it takes a long time to peel off.
【0012】[0012]
【発明が解決しようとする課題】しかしながら、前述し
た無電解メッキ法による突起電極の製造方法には次のよ
うな問題点がある。即ち、無電解メッキが等方成長する
ため、高さの高い突起電極を形成すると、無電解メッキ
が高さ方向と同時に水平方向に析出するため、隣り合う
突起電極の間隔が小さくなり、狭ピッチパットに対応で
きない等の問題があった。また、厚膜レジストによるパ
ターンを形成し、高さの高い突起電極を作る方法の場
合、無電解メッキ液に耐えられる耐薬品性のある感光性
樹脂を厚く塗るため、剥離に時間がかかる等の問題があ
った。However, the above-described method of manufacturing a protruding electrode by the electroless plating method has the following problems. That is, since the electroless plating grows isotropically, when a protruding electrode having a high height is formed, the electroless plating is deposited in the horizontal direction at the same time as the height direction. There were problems such as being unable to respond to putting. Also, in the case of the method of forming a pattern with a thick-film resist and forming a protruding electrode having a high height, it takes a long time to peel off since a photosensitive resin having chemical resistance that can withstand an electroless plating solution is applied thickly. There was a problem.
【0013】本発明は、上記従来の課題に鑑みなされた
ものであり、その目的は、ACF実装等に使われる狭ピ
ッチで高さの高い突起電極の安価な製造方法とその構造
を提供するものである。The present invention has been made in view of the above-mentioned conventional problems, and an object of the present invention is to provide an inexpensive manufacturing method and a structure of a narrow pitch and high projection electrode used for ACF mounting and the like. It is.
【0014】[0014]
【課題を解決するための手段】上記目的を達成するため
に、本発明は半導体ウエハのパット上に配設される電極
の製造方法であって、前記電極の配設される前記パット
周縁にリング状の有機絶縁膜を形成するリング形成工程
と、前記パット上に無電解メッキ法によって電極を形成
する電極形成工程と、前記リング状の有機絶縁膜を剥離
する工程を包含することを特徴とするものである。In order to achieve the above object, the present invention relates to a method of manufacturing an electrode disposed on a pad of a semiconductor wafer, the method comprising the steps of: A ring forming step of forming a ring-shaped organic insulating film, an electrode forming step of forming electrodes on the pad by electroless plating, and a step of peeling the ring-shaped organic insulating film. Things.
【0015】また、前記リング形成工程が、前記半導体
ウエハ上に感光性樹脂を塗布する樹脂塗布工程と、前記
リング状の有機絶縁膜のパターンを露光する露光工程
と、前記感光性樹脂を現像する現像工程とを包含するこ
とを特徴とするものである。The ring forming step includes a resin coating step of coating a photosensitive resin on the semiconductor wafer, an exposure step of exposing a pattern of the ring-shaped organic insulating film, and a step of developing the photosensitive resin. And a developing step.
【0016】また、前記電極形成工程が、ニッケルを析
出させる無電解ニッケル工程と、前記ニッケル上に金を
析出させる無電解金工程とを包含することを特徴とする
ものである。Further, the electrode forming step includes an electroless nickel step of depositing nickel and an electroless gold step of depositing gold on the nickel.
【0017】また、前記リング形成工程において、前記
リング状の有機絶縁膜の厚さが、その高さよりも小さく
されることを特徴とするものである。Further, in the ring forming step, the thickness of the ring-shaped organic insulating film is made smaller than its height.
【0018】[0018]
【発明の実施の形態】以下図面に基づいて本発明におけ
る突起電極の製造方法と構造について説明する。図1は
本発明の実施の形態で突起電極の製造工程を説明する説
明図である。図2は本発明の実施の形態でリング形成工
程を説明する説明図である。図3は本発明の実施の形態
で突起電極形成工程を説明する説明図である。図4は本
発明の実施の形態で、突起電極の構造を示す説明図であ
る。従来技術と同一部材は同一符号で示す。DETAILED DESCRIPTION OF THE PREFERRED EMBODIMENTS A method and structure for manufacturing a bump electrode according to the present invention will be described below with reference to the drawings. FIG. 1 is an explanatory diagram for explaining a process of manufacturing a bump electrode according to an embodiment of the present invention. FIG. 2 is an explanatory view illustrating a ring forming step in the embodiment of the present invention. FIG. 3 is an explanatory diagram for explaining a projecting electrode forming step in the embodiment of the present invention. FIG. 4 is an explanatory view showing the structure of the bump electrode according to the embodiment of the present invention. The same members as those in the prior art are denoted by the same reference numerals.
【0019】先ず、図1(a)の半導体ウエハは、前述
の従来技術と同様であるので、説明は省略する。First, the semiconductor wafer shown in FIG. 1A is the same as that of the above-mentioned prior art, and the description is omitted.
【0020】図1(b)に示すリング形成工程は、パッ
ト3を囲む様に有機絶縁膜製のリング4を形成する。In the ring forming step shown in FIG. 1B, a ring 4 made of an organic insulating film is formed so as to surround the pad 3.
【0021】図1(c)に示す突起電極形成工程は、無
電解メッキ法で、パット3上にリング4の内側に突起電
極を形成する。In the protruding electrode forming step shown in FIG. 1C, a protruding electrode is formed on the pad 3 inside the ring 4 by an electroless plating method.
【0022】図1(d)に示すリング剥離工程は、リン
グを形成している有機絶縁膜を剥離する。有機絶縁膜
は、リング状になっているため、リングの高さ方向だけ
でなく厚み方向からもエッティング剥離されるため、早
くエッティング剥離される。例えば、後の図2で示す条
件で、ポリイミドによる有機絶縁膜を作った場合、約8
0℃のヒドラジン溶液で、約20分でエッティング剥離
することができた。一方、従来の方法で形成したポリイ
ミドによる有機絶縁膜の場合、厚み10ミクロンのエッ
ティング剥離するのに約50分かかった。In the ring peeling step shown in FIG. 1D, the organic insulating film forming the ring is peeled. Since the organic insulating film has a ring shape, the organic insulating film is peeled off not only in the height direction but also in the thickness direction of the ring, so that the organic insulating film is quickly peeled off. For example, when an organic insulating film made of polyimide is formed under the conditions shown in FIG.
Etching peeling was possible in about 20 minutes with a hydrazine solution at 0 ° C. On the other hand, in the case of an organic insulating film made of polyimide formed by a conventional method, it took about 50 minutes to remove the 10-micron thick film by etching.
【0023】図2に本発明の図1(b)に示したリング
形成工程を説明する。図2(a)の半導体ウエハは、前
述の従来技術と同様であるので、説明は省略する。FIG. 2 illustrates the ring forming step shown in FIG. 1B of the present invention. Since the semiconductor wafer of FIG. 2A is the same as that of the above-described conventional technology, the description is omitted.
【0024】図2(b)に示す樹脂塗布工程は、感光性
を持ち、後工程の無電解メッキ工程に耐えられる感光性
樹脂6をウエハ1の表面にスピンコート法、印刷法等に
より厚塗りする。例えば、住友ベークライト(株)製ポ
ジ型感光性樹脂CRC−8300を1000rpm、3
0秒の条件で、スピンコートすることで、約16ミクロ
ンの厚みが得られた。In the resin coating step shown in FIG. 2B, a photosensitive resin 6 having photosensitivity and capable of withstanding the subsequent electroless plating step is thickly applied to the surface of the wafer 1 by spin coating, printing, or the like. I do. For example, a positive type photosensitive resin CRC-8300 manufactured by Sumitomo Bakelite Co., Ltd.
By spin coating under the condition of 0 second, a thickness of about 16 microns was obtained.
【0025】図2(c)に示す露光工程は、感光性樹脂
6をリングパターン7が形成できるように、露光をす
る。前記CRC−8300の場合、露光量約400mJ/
cm2で露光した。In the exposure step shown in FIG. 2C, the photosensitive resin 6 is exposed so that a ring pattern 7 can be formed. In the case of the CRC-8300, the exposure amount is about 400 mJ /
Exposure in cm 2 .
【0026】図2(d)に示す現像工程は、感光性樹脂
6を現像し、残った感光性樹脂を熱硬化し、リング4を
形成する。前記CRC−8300の場合、アルカリ現像
液で現像し、純水洗浄後、スピン乾燥した。その後、3
20℃で30分酸素濃度10ppm以下で硬化し、高さ
が約10ミクロン、幅が約4ミクロンのリング4を形成
した。In the developing step shown in FIG. 2D, the photosensitive resin 6 is developed, and the remaining photosensitive resin is thermally cured to form the ring 4. In the case of the above-mentioned CRC-8300, development was carried out with an alkali developer, washed with pure water, and then spin-dried. Then 3
Cured at 20 ° C. for 30 minutes at an oxygen concentration of 10 ppm or less, a ring 4 having a height of about 10 microns and a width of about 4 microns was formed.
【0027】図3に本発明の図1(c)に示した突起電
極形成工程を説明する。図3(a)のリング完成は、図
1(b)のリング形成工程完了であるので説明は省略す
る。FIG. 3 illustrates the bump electrode forming step of the present invention shown in FIG. 1 (c). The completion of the ring in FIG. 3A is the completion of the ring forming step in FIG.
【0028】図3(b)に示す無電解ニッケル工程は、
パット3をソフトエッティングし、ジンケート処理でパ
ット3の表面のアルミニウムを亜鉛に置換し、無電解ニ
ッケルメッキすることで、リング2の内側にニッケル8
を形成する。例えば、ドイツのパックテック社製のアル
ミニウムエッティング液CleanPacでアルミニウ
ムをソフトエッティングし、前記パックテック社製のジ
ンケート処理液ZincPacで亜鉛置換し、前記パッ
クテック社製の無電解ニッケルメッキ液NicPacを
使い、ニッケル8が析出した。液温90℃で、約30分
メッキすることで、約10ミクロンの厚みのニッケル8
が析出した。The electroless nickel process shown in FIG.
The pad 3 is soft-etched, the aluminum on the surface of the pad 3 is replaced with zinc by zincate treatment, and electroless nickel plating is performed to form nickel 8 on the inside of the ring 2.
To form For example, aluminum is soft-etched with an aluminum etching solution CleanPac manufactured by Packtech, Germany, and zinc-substituted with a zincate treatment solution ZincPac manufactured by Packtech, and the electroless nickel plating solution NicPac manufactured by Packtech is used. After use, nickel 8 was deposited. By plating at a liquid temperature of 90 ° C. for about 30 minutes, nickel 8 having a thickness of about 10 microns is formed.
Was precipitated.
【0029】図3(c)に示す無電解金工程は、ニッケ
ル8上に、無電解金メッキ液で金9を析出し、突起電極
5を形成する。例えば、前記パックテック社製の無電解
メッキ液IGPacを使い、液温90℃で約10分メッ
キすることで、金9が0.05ミクロン析出した。In the electroless gold process shown in FIG. 3C, gold 9 is deposited on the nickel 8 with an electroless gold plating solution to form the protruding electrodes 5. For example, 0.05 μm of gold 9 was deposited by plating at 90 ° C. for about 10 minutes using the electroless plating solution IGPac manufactured by Pactech.
【0030】図4に本発明の隣り合う突起電極の構造を
示す。図4(a)は隣り合う突起電極の上面図である。
無電解メッキによる突起電極は等方析出するが、メッキ
析出時有機絶縁膜製のリングによりパット間方向の析出
は防止されているため、突起電極5はパット3の周りに
析出しない。FIG. 4 shows the structure of adjacent protruding electrodes of the present invention. FIG. 4A is a top view of adjacent protruding electrodes.
Although the protruding electrodes formed by the electroless plating are isotropically deposited, the protruding electrodes 5 do not precipitate around the pads 3 since the deposition in the direction between the pads is prevented by the ring made of the organic insulating film at the time of plating deposition.
【0031】図4(b)に図(a)のA−A’断面図を
示す。ウエハ1上にパット3が形成されており、パット
3の外周部をパッシベーション膜2が保護している。突
起電極形成時形成されていたリングにより、突起電極5
は、高さ方向に形成されている。そのため、隣り合うパ
ット3が狭くなっても、高さの高い突起電極を形成する
ことができる。FIG. 4B is a sectional view taken along the line AA ′ of FIG. A pad 3 is formed on the wafer 1, and an outer peripheral portion of the pad 3 is protected by a passivation film 2. The ring formed during the formation of the protruding electrode allows the protruding electrode 5 to be formed.
Are formed in the height direction. Therefore, even if the adjacent pad 3 becomes narrow, a protruding electrode having a high height can be formed.
【0032】[0032]
【発明の効果】以上説明したように、本発明の突起電極
の製造方法によれば、突起電極は高さ方向に析出する安
価な無電解メッキバンプによる突起電極を提供できる。As described above, according to the method for manufacturing a bump electrode of the present invention, the bump electrode can be provided by an inexpensive electroless plated bump deposited in the height direction.
【0033】また、リング形成に感光性樹脂を使うこと
で容易にリングが形成できる。The ring can be easily formed by using a photosensitive resin for forming the ring.
【0034】また、無電解メッキ液に無電解ニッケルメ
ッキと無電解金メッキを使うことで、容易に、パット上
にニッケルメッキを析出でき、酸化防止のため金を析出
できる。Also, by using electroless nickel plating and electroless gold plating as the electroless plating solution, nickel plating can be easily deposited on the pad, and gold can be deposited to prevent oxidation.
【0035】また、リングの幅が厚みより小さいこと
で、容易にリングを剥離することが可能になる。Further, since the width of the ring is smaller than the thickness, the ring can be easily peeled.
【図1】本発明の実施の形態に係わる突起電極の製造工
程で、半導体ウエハ、リング形成工程、突起電極形成工
程、リング剥離工程を示す説明図である。FIG. 1 is an explanatory view showing a semiconductor wafer, a ring forming step, a projecting electrode forming step, and a ring peeling step in a process of manufacturing a projecting electrode according to an embodiment of the present invention.
【図2】本発明の実施の形態に係わるリング形成工程
で、半導体ウエハ、樹脂塗布工程、露光工程、現像工程
を示す説明図である。FIG. 2 is an explanatory view showing a semiconductor wafer, a resin application step, an exposure step, and a development step in a ring formation step according to the embodiment of the present invention.
【図3】本発明の実施の形態に係わる突起電極形成工程
で、リング完成、無電解ニッケル工程、無電解金工程を
示す説明図である。FIG. 3 is an explanatory view showing a completed ring, an electroless nickel process, and an electroless gold process in a projecting electrode forming process according to the embodiment of the present invention.
【図4】本発明の実施の形態に係わる突起電極の構造
で、隣り合う突起電極の上面図と断面図を示す説明図で
ある。FIG. 4 is an explanatory view showing a top view and a cross-sectional view of adjacent protruding electrodes in the structure of the protruding electrodes according to the embodiment of the present invention.
【図5】従来の突起電極の製造工程で、半導体ウエハ、
突起電極形成工程を示す説明図である。FIG. 5 shows a semiconductor wafer,
It is explanatory drawing which shows a projection electrode formation process.
【図6】従来の突起電極の構造で、隣り合う突起電極の
上面図と断面図を示す説明図である。FIG. 6 is an explanatory view showing a top view and a cross-sectional view of adjacent projecting electrodes in the structure of a conventional projecting electrode.
【図7】従来の突起電極の製造工程で、半導体ウエハ、
パターン形成工程、突起電極形成工程、剥離工程を示す
説明図である。FIG. 7 shows a semiconductor wafer,
It is explanatory drawing which shows a pattern formation process, a projection electrode formation process, and a peeling process.
1 ウエハ 2 パッシベーション膜 3 パット 4 リング 5 突起電極 6 感光性樹脂 7 リングパターン 8 ニッケル 9 金 10 パターン Reference Signs List 1 wafer 2 passivation film 3 pad 4 ring 5 protruding electrode 6 photosensitive resin 7 ring pattern 8 nickel 9 gold 10 pattern
Claims (4)
極の製造方法であって、該電極の配設される該パット周
縁にリング状の有機絶縁膜を形成するリング形成工程
と、該パット上に無電解メッキ法によって電極を形成す
る電極形成工程と、該リング状の有機絶縁膜を剥離する
工程とを包含することを特徴とする、突起電極の製造方
法。1. A method of manufacturing an electrode disposed on a pad of a semiconductor wafer, comprising: a ring forming step of forming a ring-shaped organic insulating film on a periphery of the pad on which the electrode is disposed; A method for manufacturing a protruding electrode, comprising: an electrode forming step of forming an electrode thereon by an electroless plating method; and a step of peeling off the ring-shaped organic insulating film.
ハ上に感光性樹脂を塗布する樹脂塗布工程と、前記リン
グ状の有機絶縁膜のパターンを露光する露光工程と、該
感光性樹脂を現像する現像工程とを包含することを特徴
とする、請求項1に記載の突起電極の製造方法。2. The ring forming step includes a resin coating step of coating a photosensitive resin on the semiconductor wafer, an exposure step of exposing a pattern of the ring-shaped organic insulating film, and developing the photosensitive resin. The method of claim 1, further comprising a developing step.
せる無電解ニッケル工程と、該ニッケル上に金を析出さ
せる無電解金工程とを包含することを特徴とする、請求
項1または2に記載の突起電極の製造方法。3. The method according to claim 1, wherein the electrode forming step includes an electroless nickel step of depositing nickel and an electroless gold step of depositing gold on the nickel. A method for manufacturing a bump electrode.
グ状の有機絶縁膜の厚さが、その高さよりも小さくされ
ることを特徴とする、請求項1から3に記載の突起電極
の製造方法。4. The method according to claim 1, wherein in the ring forming step, the thickness of the ring-shaped organic insulating film is made smaller than its height.
Priority Applications (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
JP2001136212A JP2002334896A (en) | 2001-05-07 | 2001-05-07 | Method for forming bump electrode |
Applications Claiming Priority (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
JP2001136212A JP2002334896A (en) | 2001-05-07 | 2001-05-07 | Method for forming bump electrode |
Publications (1)
Publication Number | Publication Date |
---|---|
JP2002334896A true JP2002334896A (en) | 2002-11-22 |
Family
ID=18983538
Family Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
JP2001136212A Pending JP2002334896A (en) | 2001-05-07 | 2001-05-07 | Method for forming bump electrode |
Country Status (1)
Country | Link |
---|---|
JP (1) | JP2002334896A (en) |
Cited By (10)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US9316913B2 (en) | 2011-08-12 | 2016-04-19 | Mitsubishi Gas Chemical Company, Inc. | Underlayer film-forming material for lithography, underlayer film for lithography, and pattern formation method |
US9809601B2 (en) | 2013-02-08 | 2017-11-07 | Mitsubishi Gas Chemical Company, Inc. | Compound, material for forming underlayer film for lithography, underlayer film for lithography and pattern forming method |
US9828355B2 (en) | 2013-02-08 | 2017-11-28 | Mitsubishi Gas Chemical Company, Inc. | Compound, material for forming underlayer film for lithography, underlayer film for lithography and pattern forming method |
US20170349564A1 (en) | 2014-12-25 | 2017-12-07 | Mitsubishi Gas Chemical Company, Inc. | Compound, resin, material for forming underlayer film for lithography, underlayer film for lithography, pattern forming method, and purification method |
US10377734B2 (en) | 2013-02-08 | 2019-08-13 | Mitsubishi Gas Chemical Company, Inc. | Resist composition, method for forming resist pattern, polyphenol derivative for use in the composition |
US11137686B2 (en) | 2015-08-31 | 2021-10-05 | Mitsubishi Gas Chemical Company, Inc. | Material for forming underlayer film for lithography, composition for forming underlayer film for lithography, underlayer film for lithography and production method thereof, and resist pattern forming method |
US11143962B2 (en) | 2015-08-31 | 2021-10-12 | Mitsubishi Gas Chemical Company, Inc. | Material for forming underlayer film for lithography, composition for forming underlayer film for lithography, underlayer film for lithography and production method thereof, pattern forming method, resin, and purification method |
US11243467B2 (en) | 2015-09-10 | 2022-02-08 | Mitsubishi Gas Chemical Company, Inc. | Compound, resin, resist composition or radiation-sensitive composition, resist pattern formation method, method for producing amorphous film, underlayer film forming material for lithography, composition for underlayer film formation for lithography, method for forming circuit pattern, and purification method |
US11256170B2 (en) | 2015-03-31 | 2022-02-22 | Mitsubishi Gas Chemical Company, Inc. | Compound, resist composition, and method for forming resist pattern using it |
US11480877B2 (en) | 2015-03-31 | 2022-10-25 | Mitsubishi Gas Chemical Company, Inc. | Resist composition, method for forming resist pattern, and polyphenol compound used therein |
-
2001
- 2001-05-07 JP JP2001136212A patent/JP2002334896A/en active Pending
Cited By (12)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US9316913B2 (en) | 2011-08-12 | 2016-04-19 | Mitsubishi Gas Chemical Company, Inc. | Underlayer film-forming material for lithography, underlayer film for lithography, and pattern formation method |
US9809601B2 (en) | 2013-02-08 | 2017-11-07 | Mitsubishi Gas Chemical Company, Inc. | Compound, material for forming underlayer film for lithography, underlayer film for lithography and pattern forming method |
US9828355B2 (en) | 2013-02-08 | 2017-11-28 | Mitsubishi Gas Chemical Company, Inc. | Compound, material for forming underlayer film for lithography, underlayer film for lithography and pattern forming method |
US10377734B2 (en) | 2013-02-08 | 2019-08-13 | Mitsubishi Gas Chemical Company, Inc. | Resist composition, method for forming resist pattern, polyphenol derivative for use in the composition |
US20170349564A1 (en) | 2014-12-25 | 2017-12-07 | Mitsubishi Gas Chemical Company, Inc. | Compound, resin, material for forming underlayer film for lithography, underlayer film for lithography, pattern forming method, and purification method |
US10745372B2 (en) | 2014-12-25 | 2020-08-18 | Mitsubishi Gas Chemical Company, Inc. | Compound, resin, material for forming underlayer film for lithography, underlayer film for lithography, pattern forming method, and purification method |
US11256170B2 (en) | 2015-03-31 | 2022-02-22 | Mitsubishi Gas Chemical Company, Inc. | Compound, resist composition, and method for forming resist pattern using it |
US11480877B2 (en) | 2015-03-31 | 2022-10-25 | Mitsubishi Gas Chemical Company, Inc. | Resist composition, method for forming resist pattern, and polyphenol compound used therein |
US11137686B2 (en) | 2015-08-31 | 2021-10-05 | Mitsubishi Gas Chemical Company, Inc. | Material for forming underlayer film for lithography, composition for forming underlayer film for lithography, underlayer film for lithography and production method thereof, and resist pattern forming method |
US11143962B2 (en) | 2015-08-31 | 2021-10-12 | Mitsubishi Gas Chemical Company, Inc. | Material for forming underlayer film for lithography, composition for forming underlayer film for lithography, underlayer film for lithography and production method thereof, pattern forming method, resin, and purification method |
US11243467B2 (en) | 2015-09-10 | 2022-02-08 | Mitsubishi Gas Chemical Company, Inc. | Compound, resin, resist composition or radiation-sensitive composition, resist pattern formation method, method for producing amorphous film, underlayer film forming material for lithography, composition for underlayer film formation for lithography, method for forming circuit pattern, and purification method |
US11572430B2 (en) | 2015-09-10 | 2023-02-07 | Mitsubishi Gas Chemical Company, Inc. | Compound, resin, resist composition or radiation-sensitive composition, resist pattern formation method, method for producing amorphous film, underlayer film forming material for lithography, composition for underlayer film formation for lithography, method for forming circuit pattern, and purification method |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
JP3362545B2 (en) | Method for manufacturing semiconductor device | |
KR960016007B1 (en) | Manufacturing method of semiconductor chip bump | |
JPH10125685A (en) | Protruding electrode and its forming method | |
US20120102734A1 (en) | Methods for forming circuit pattern forming region in an insulating substrate | |
TW200423358A (en) | Semiconductor device and the manufacturing method thereof, circuit substrate and photoelectric device, and electric machine | |
JP2008502156A (en) | Semiconductor device with reduced contact resistance | |
JP2002334896A (en) | Method for forming bump electrode | |
JP2002313832A (en) | Bump electrode and its manufacturing method | |
JP4352294B2 (en) | Manufacturing method of semiconductor device | |
JPH09283925A (en) | Semiconductor device and manufacture thereof | |
JP2784122B2 (en) | Semiconductor device manufacturing method | |
JP3446021B2 (en) | Bump electrode structure of semiconductor device and method for forming the same | |
JP2001168126A (en) | Semiconductor device and method of fabrication | |
TW200304176A (en) | Semiconductor device and manufacturing method thereof | |
JP3664707B2 (en) | Semiconductor device and manufacturing method thereof | |
JP2003045917A (en) | Tape carrier for semiconductor device and its manufacturing method | |
JP2003023009A (en) | Semiconductor device and method of manufacturing the same | |
JP3506686B2 (en) | Method for manufacturing semiconductor device | |
JP2003218151A (en) | Method for forming electroless plated bump, semiconductor device, and its manufacturing method | |
JP2001332577A (en) | Method of manufacturing semiconductor device | |
JP2004063729A (en) | Electrode structure and its forming method | |
JP3308882B2 (en) | Method for manufacturing electrode structure of semiconductor device | |
JP3877691B2 (en) | Semiconductor device | |
JPH09232321A (en) | Bump electrode and manufacture thereof | |
JPH1092830A (en) | Manufacture of semiconductor device |