JP2002164631A - Batch process wiring board and manufacturing method therefor - Google Patents

Batch process wiring board and manufacturing method therefor

Info

Publication number
JP2002164631A
JP2002164631A JP2000358427A JP2000358427A JP2002164631A JP 2002164631 A JP2002164631 A JP 2002164631A JP 2000358427 A JP2000358427 A JP 2000358427A JP 2000358427 A JP2000358427 A JP 2000358427A JP 2002164631 A JP2002164631 A JP 2002164631A
Authority
JP
Japan
Prior art keywords
wiring board
board
mother board
wiring
conductor
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Granted
Application number
JP2000358427A
Other languages
Japanese (ja)
Other versions
JP4601151B2 (en
Inventor
Morizo Nakajima
執蔵 中島
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Kyocera Corp
Original Assignee
Kyocera Corp
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Kyocera Corp filed Critical Kyocera Corp
Priority to JP2000358427A priority Critical patent/JP4601151B2/en
Publication of JP2002164631A publication Critical patent/JP2002164631A/en
Application granted granted Critical
Publication of JP4601151B2 publication Critical patent/JP4601151B2/en
Anticipated expiration legal-status Critical
Expired - Fee Related legal-status Critical Current

Links

Landscapes

  • Printing Elements For Providing Electric Connections Between Printed Circuits (AREA)
  • Structure Of Printed Boards (AREA)

Abstract

PROBLEM TO BE SOLVED: To efficiently deposit a plating metal layer to the side conductor of the wiring board obtained by dividing the batch-process wiring board. SOLUTION: In the batch-process wiring board, multiple wiring board areas 11 are arranged in a flat mother board 10 by a plurality of rows. Notches 12 passing through the mother board 10 are formed from the other end side of the mother board 10 on a boundary dividing the respective rows so that one end side of the mother board 10 becomes a connected state. Side conductors 3 passing through the mother board 10 are exposed to the sides of the respective wiring board areas 11 in the notches 12.

Description

【発明の詳細な説明】DETAILED DESCRIPTION OF THE INVENTION

【0001】[0001]

【発明の属する技術分野】本発明は、半導体素子や圧電
振動子等の電子部品を搭載するための小型の配線基板を
製作するための多数個取り配線基板および配線基板の製
造方法に関するものである。
BACKGROUND OF THE INVENTION 1. Field of the Invention The present invention relates to a multi-cavity wiring board for manufacturing a small-sized wiring board for mounting electronic components such as a semiconductor element and a piezoelectric vibrator, and a method of manufacturing the wiring board. .

【0002】[0002]

【従来の技術】従来、半導体素子や圧電振動子等の電子
部品を搭載するための小型の配線基板は、略四角平板状
の絶縁基体の上面に電子部品の電極が電気的に接続され
る複数の配線導体を設けるとともに絶縁基体の側面に各
配線導体がそれぞれ電気的に接続された複数の側面導体
を設けて成る。そして、絶縁基体の上面に電子部品を搭
載するとともに電子部品の各電極を配線導体に半田やボ
ンディングワイヤ等の電気的接続手段を介して電気的に
接続し、しかる後、配線基板の上面に電子部品を覆うよ
うにして例えば樹脂製封止材を固着させ、この樹脂製封
止材で電子部品を封止することにより電子装置となる。
そして、この電子装置はその側面導体を外部電気回路基
板の配線導体に半田等の導電性接合材を介して接合する
ことにより外部電気回路基板に実装されるとともに搭載
する電子部品が外部電気回路に電気的に接続されること
となる。
2. Description of the Related Art Conventionally, a small-sized wiring board for mounting electronic components such as a semiconductor element and a piezoelectric vibrator has a structure in which electrodes of the electronic components are electrically connected to the upper surface of a substantially rectangular flat insulating base. And a plurality of side conductors each of which is electrically connected to the side surface of the insulating base. Then, the electronic component is mounted on the upper surface of the insulating base, and each electrode of the electronic component is electrically connected to the wiring conductor via an electrical connection means such as solder or a bonding wire. An electronic device is obtained by fixing, for example, a resin sealing material so as to cover the components and sealing the electronic component with the resin sealing material.
The electronic device is mounted on the external electric circuit board by bonding the side conductor to the wiring conductor of the external electric circuit board via a conductive bonding material such as solder, and the electronic component to be mounted is connected to the external electric circuit. It will be electrically connected.

【0003】ところで、このような小型の配線基板は近
時の電子装置の小型化の要求に伴い、その大きさが数m
m角程度の極めて小さなものとなってきており、多数個
の配線基板の取り扱いを容易とするとともに配線基板お
よび電子装置の製作を効率よくするために1枚の広面積
の母基板中から多数個の配線基板を同時集約的に得るよ
うになした、いわゆる多数個取り配線基板の形態で製作
されている。
[0003] By the way, such a small-sized wiring board has recently become several m in size due to the recent demand for miniaturization of electronic devices.
In order to facilitate the handling of a large number of wiring boards and to efficiently manufacture the wiring boards and electronic devices, a large number of pieces from a single large-area motherboard are used. Are manufactured in the form of a so-called multi-cavity wiring board in which a plurality of wiring boards are simultaneously and intensively obtained.

【0004】この多数個取り配線基板は、セラミックス
等の電気絶縁材料から成る略平板状の母基板中に各々が
小型の配線基板となる多数の配線基板領域を縦横の並び
に配列形成して成り、各配線基板領域の上面には複数の
配線導体が被着形成されているとともに各配線基板領域
の境界線上には各配線導体がそれぞれ電気的に接続され
た側面導体用の複数の柱状導体が母基板を上下に貫通す
るように埋設されている。
This multi-cavity wiring board is formed by forming a large number of wiring board regions, each of which becomes a small-sized wiring board, in a matrix on a substantially flat mother board made of an electrically insulating material such as ceramics. A plurality of wiring conductors are formed on the upper surface of each wiring board area, and a plurality of column-shaped conductors for side conductors to which the respective wiring conductors are electrically connected are formed on the boundary of each wiring board area. It is buried so as to penetrate the substrate up and down.

【0005】そして、各配線基板領域の上面に電子部品
を搭載するとともに電子部品の電極と各配線基板領域の
配線導体とを電気的に接続し、次に電子部品を樹脂製封
止材で封止した後、母基板を各配線基板領域の境界線上
で分割すれば、柱状導体が分断されることにより形成さ
れた側面導体を配線基板の側面に露出して成る多数の電
子装置が同時集約的に製作される。
Then, the electronic components are mounted on the upper surface of each wiring board region, and the electrodes of the electronic components are electrically connected to the wiring conductors of each wiring board region, and then the electronic components are sealed with a resin sealing material. After stopping, if the mother board is divided on the boundary line of each wiring board area, a large number of electronic devices formed by exposing the side conductor formed by dividing the columnar conductor to the side face of the wiring board are simultaneously intensive. It is produced in.

【0006】なお、このような多数個取り配線基板にお
いては、電子部品の電極と配線導体との電気的な接続を
良好なものとするために、通常であれば厚みが1〜10μ
m程度のニッケルめっき層および厚みが0.1〜3μm程
度の金めっき層が電子部品の搭載前に配線導体の表面に
被着されている。また、母基板を分割して電子装置とな
した後には、柱状導体が分断されることにより露出した
側面導体と外部電気回路基板の配線導体との接続を良好
なものとするために、通常であれば厚みが1〜10μm程
度のニッケルめっき層と厚みが0.1〜3μm程度の金め
っき層とが側面導体の表面に被着される。
[0006] Such a multi-cavity wiring board usually has a thickness of 1 to 10 µm in order to improve the electrical connection between the electrodes of the electronic component and the wiring conductor.
A nickel plating layer having a thickness of about m and a gold plating layer having a thickness of about 0.1 to 3 μm are applied to the surface of the wiring conductor before mounting the electronic component. In addition, after the mother board is divided into electronic devices, in order to improve the connection between the side conductors exposed due to the separation of the columnar conductors and the wiring conductors of the external electric circuit board, a usual method is used. If present, a nickel plating layer having a thickness of about 1 to 10 μm and a gold plating layer having a thickness of about 0.1 to 3 μm are adhered to the surface of the side conductor.

【0007】[0007]

【発明が解決しようとする課題】しかしながら、このよ
うな従来の多数個取り配線基板は、母基板を各配線基板
領域の境界線上で分割することによって各配線基板の側
面に柱状導体が分断されて形成された側面導体が露出す
ることから、各配線基板の側面導体の表面には、母基板
を分割した後でなければ、ニッケルめっき層や金めっき
層等のめっき金属層を被着させることができず、そのた
め各配線基板の側面導体にニッケルめっき層や金めっき
層等のめっき金属層を被着させる作業性が極めて煩雑に
なるという問題点を有していた。
However, in such a conventional multi-cavity wiring board, the columnar conductor is divided on the side surface of each wiring board by dividing the mother board on the boundary of each wiring board area. Since the formed side conductor is exposed, a plating metal layer such as a nickel plating layer or a gold plating layer can be applied to the surface of the side conductor of each wiring board unless the mother board is divided. Therefore, there is a problem that the workability of attaching a plating metal layer such as a nickel plating layer or a gold plating layer to the side conductor of each wiring board becomes extremely complicated.

【0008】本発明は、かかる従来の問題点に鑑み案出
されたものであり、その目的は、多数個取り配線基板を
分割して得られる配線基板の側面導体にめっき金属層を
効率良く被着させることが可能な多数個取り配線基板お
よび配線基板の製造方法を提供することにある。
The present invention has been devised in view of such a conventional problem, and has as its object to efficiently cover a side conductor of a wiring board obtained by dividing a multi-cavity wiring board with a plating metal layer. It is an object of the present invention to provide a multi-piece wiring board that can be attached and a method of manufacturing the wiring board.

【0009】[0009]

【課題を解決するための手段】本発明の多数個取り配線
基板は、平板状の母基板中に多数の配線基板領域を複数
列の並びに設けるとともに配線基板領域の各列を区切る
境界線上に母基板を貫通する切り込みを母基板の一端側
が繋がった状態となるように母基板の他端側から形成し
て成り、この切り込み内の各配線基板領域側面に母基板
を貫通する側面導体を露出させて成ることを特徴とする
ものである。
According to a multi-cavity wiring board of the present invention, a plurality of wiring board areas are provided in a plurality of rows in a flat mother board, and a mother board is formed on a boundary line separating each row of the wiring board areas. A notch that penetrates the substrate is formed from the other end of the motherboard so that one end of the motherboard is connected, and a side conductor that penetrates the motherboard is exposed on a side surface of each wiring board area in the notch. It is characterized by comprising.

【0010】また、本発明の配線基板の製造方法は、平
板状の母基板中に多数の配線基板領域を複数列の並びに
設けるとともに配線基板領域の各列を区切る境界線上に
母基板を上下に貫通する複数の柱状導体を各配線基板領
域に対応して設ける工程と、次に母基板の各配線基板領
域の列の境界線上に柱状導体を縦に分断する切り込みを
母基板の一端側が繋がった状態となるように母基板の他
端側から形成し、切り込み内の各配線基板領域側面に柱
状導体が分断されて形成された側面導体を露出させる工
程と、次に母基板中の側面導体の露出表面にめっき金属
層を被着させる工程とを具備することを特徴とするもの
である。
In the method of manufacturing a wiring board according to the present invention, a plurality of wiring board areas are provided in a plurality of rows in a flat mother board, and the mother board is vertically arranged on a boundary line separating each row of the wiring board areas. A step of providing a plurality of penetrating columnar conductors corresponding to the respective wiring board regions, and one end of the mother board was connected to a notch for vertically dividing the columnar conductors on a boundary line of a row of the respective wiring board regions of the mother board. Forming from the other end side of the mother board so as to be in a state, exposing the side conductor formed by dividing the columnar conductor on the side face of each wiring board area in the cut, and then forming the side conductor in the mother board Applying a plating metal layer to the exposed surface.

【0011】本発明の多数個取り配線基板によれば、母
基板に設けられた配線基板領域の各列を区切る境界線上
に形成された切り込み内の各配線基板領域側面に母基板
を貫通する側面導体を露出させて成ることから、母基板
に配列形成された多数の配線基板領域の側面導体にめっ
き金属層を同時に効率良く被着させることが可能であ
る。
According to the multi-cavity wiring board of the present invention, the side face penetrating the mother board is provided on the side face of each wiring board area in the cut formed on the boundary line separating each row of the wiring board area provided on the mother board. Since the conductor is exposed, the plated metal layer can be efficiently and simultaneously applied to the side conductors of a large number of wiring board regions arranged and formed on the motherboard.

【0012】本発明の配線基板の製造方法によれば、母
基板に設けられた配線基板領域の各列を区切る境界線上
に柱状導体を設けるとともにこの柱状導体を縦に分断す
る切り込みを母基板が一つに繋がった状態となるように
形成することにより切り込み中の各配線基板領域側面に
柱状導体が分断されて形成された側面導体を露出させ、
次にこの母基板中の側面導体の露出表面にめっき金属層
を被着させることから、多数の配線基板領域の側面導体
にめっき金属層を同時に効率良く被着させることができ
る。
According to the method of manufacturing a wiring board of the present invention, a columnar conductor is provided on a boundary line that divides each row of a wiring substrate region provided on a motherboard, and the motherboard is formed with a cut for vertically dividing the columnar conductor. By forming so as to be connected to one, the side conductor formed by dividing the columnar conductor on the side surface of each wiring board region being cut is exposed,
Next, since the plating metal layer is applied to the exposed surface of the side conductor in the mother board, the plating metal layer can be efficiently applied simultaneously to the side conductors in a large number of wiring board regions.

【0013】[0013]

【発明の実施の形態】次に、本発明を添付の図面を基に
説明する。
Next, the present invention will be described with reference to the accompanying drawings.

【0014】図1は本発明の多数個取り配線基板および
本発明の配線基板の製造方法により製作される配線基板
の一例を示す斜視図であり、1は絶縁基体、2は配線導
体、3は側面導体である。
FIG. 1 is a perspective view showing an example of a multi-cavity wiring board of the present invention and a wiring board manufactured by the method of manufacturing a wiring board of the present invention, wherein 1 is an insulating base, 2 is a wiring conductor, and 3 is a wiring conductor. It is a side conductor.

【0015】本発明により製作される配線基板は、図1
に示すように、例えば酸化アルミニウム質焼結体や窒化
アルミニウム質焼結体・ムライト質焼結体・ガラス−セ
ラミックス等のセラミックス材料から成る略四角平板状
の絶縁基体1の上面中央部から上面外周縁にかけて複数
の配線導体2を有している。また、絶縁基体1の側面に
は、破線で示すような半円形状の切り欠き1aが形成さ
れており、この切り欠き1a内には配線導体2が接続さ
れた半円柱状の側面導体3が埋設されている。なお、配
線導体2および側面導体3は、タングステンやモリブデ
ン・銅・銀等の金属粉末メタライズから形成されてお
り、その露出表面には通常であれば、厚みが1〜10μm
のニッケルめっき層と厚みが0.1〜3μm程度の金めっ
き層とが順次被着されている。そして、絶縁基体1の上
面に電子部品を搭載するとともにこの電子部品の電極を
配線導体2に半田やボンディングワイヤ等の電気的接続
手段を介して電気的に接続し、しかる後、この絶縁基体
1上に電子部品を覆うようにしてエポキシ樹脂等の樹脂
から成る樹脂製封止材を固着させて電子部品を封止する
ことにより電子装置となる。このような電子装置は、配
線基板の側面導体3を外部電気回路基板の配線導体に半
田等の導電性接合材を介して接合することにより外部電
気回路基板に実装されるとともに搭載する電子部品の各
電極が外部電気回路基板に電気的に接続される。
A wiring board manufactured according to the present invention is shown in FIG.
As shown in FIG. 2, a substantially square plate-shaped insulating substrate 1 made of a ceramic material such as an aluminum oxide sintered body, an aluminum nitride sintered body, a mullite sintered body, or a glass-ceramic is used. It has a plurality of wiring conductors 2 along the periphery. A semicircular notch 1a as shown by a broken line is formed on the side surface of the insulating base 1, and a semi-cylindrical side conductor 3 to which the wiring conductor 2 is connected is formed in the notch 1a. It is buried. The wiring conductor 2 and the side conductor 3 are formed from metallized metal powder such as tungsten or molybdenum / copper / silver.
And a gold plating layer having a thickness of about 0.1 to 3 μm are sequentially applied. Then, the electronic component is mounted on the upper surface of the insulating base 1 and the electrodes of the electronic component are electrically connected to the wiring conductor 2 via electrical connecting means such as solder or bonding wire. An electronic device is obtained by sealing the electronic component by fixing a resin sealing material made of a resin such as an epoxy resin so as to cover the electronic component. Such an electronic device is mounted on the external electric circuit board by joining the side conductor 3 of the wiring board to the wiring conductor of the external electric circuit board via a conductive bonding material such as solder, and the electronic component mounted on the external electric circuit board is mounted. Each electrode is electrically connected to an external electric circuit board.

【0016】次に、上述の配線基板を製作するための本
発明の多数個取り配線基板を図2を基に説明する。
Next, a multi-cavity wiring board of the present invention for manufacturing the above-described wiring board will be described with reference to FIG.

【0017】図2は、本発明の多数個取り配線基板の実
施形態の一例を示す斜視図であり、10は母基板、11は配
線基板領域、12は切り込みである。
FIG. 2 is a perspective view showing an example of an embodiment of a multi-cavity wiring board according to the present invention, wherein 10 is a mother board, 11 is a wiring board area, and 12 is a cut.

【0018】母基板10は、例えば酸化アルミニウム質焼
結体や窒化アルミニウム質焼結体・ムライト質焼結体・
ガラス−セラミックス等のセラミックス材料から成る平
板であり、その中央部には各々が上述の配線基板となる
多数の配線基板領域11が複数列の並びに配列形成されて
いる。また、配線基板領域11の各列の境界線上には母基
板10を貫通する切り込み12が母基板10の一端側が繋がっ
た状態となるように母基板10の他端側から形成されてい
る。
The mother substrate 10 is made of, for example, an aluminum oxide sintered body, an aluminum nitride sintered body, a mullite sintered body,
It is a flat plate made of a ceramic material such as glass-ceramics, and a large number of wiring board regions 11 each of which serves as the above-described wiring board are formed in a plurality of rows in the center thereof. In addition, a notch 12 penetrating through the mother substrate 10 is formed from the other end of the mother substrate 10 on the boundary line of each column of the wiring substrate region 11 so that one end of the mother substrate 10 is connected.

【0019】各配線基板領域11の上面にはその中央部か
ら切り込み12にかけて複数の配線導体2が被着形成され
ており、さらに、切り込み12内に露出した各配線基板領
域11の側面には、各配線導体2が接続された側面導体3
が露出している。
A plurality of wiring conductors 2 are formed on the upper surface of each wiring board region 11 from the center to the cut 12, and further, on the side surface of each wiring board region 11 exposed in the cut 12, Side conductor 3 to which each wiring conductor 2 is connected
Is exposed.

【0020】このように、本発明の多数個取り配線基板
によれば、多数の配線基板領域11が母基板10中に一体的
に配列形成されており、各配線基板領域11の側面導体3
は切り込み12内に露出しているので、各配線基板領域11
の配線導体2および側面導体3の露出表面にニッケルめ
っき層や金めっき層等のめっき金属層を同時に効率良く
被着させることが可能である。
As described above, according to the multi-cavity wiring board of the present invention, a large number of wiring board areas 11 are integrally formed in the mother board 10 and the side conductors 3 of each wiring board area 11 are formed.
Is exposed in the notch 12, so that each wiring board area 11
It is possible to simultaneously and efficiently apply a plating metal layer such as a nickel plating layer or a gold plating layer to the exposed surfaces of the wiring conductor 2 and the side conductor 3.

【0021】そして、各配線基板領域11の配線導体2お
よび側面導体3の露出表面にニッケルめっき層や金めっ
き層等のめっき金属層を同時に被着させた後、各配線基
板領域11の上面に電子部品を搭載するとともに電子部品
の各電極を半田やボンディングワイヤ等の電気的接続手
段を介して配線導体2に電気的に接続し、しかる後、各
配線基板領域11の上面に電子部品を覆うようにしてエポ
キシ樹脂等の樹脂から成る樹脂製封止材を固着させて電
子部品を封止し、最後に母基板10を各列の配線基板領域
11毎に分割することにより、上述の配線基板に電子部品
を搭載して成る多数の電子装置を同時集約的に製作する
ことが可能となる。
Then, after a plating metal layer such as a nickel plating layer or a gold plating layer is simultaneously applied to the exposed surfaces of the wiring conductors 2 and the side conductors 3 in each wiring board region 11, the upper surface of each wiring board region 11 is formed. The electronic component is mounted and each electrode of the electronic component is electrically connected to the wiring conductor 2 via an electrical connection means such as solder or a bonding wire, and thereafter, the electronic component is covered on the upper surface of each wiring board region 11. The electronic component is sealed by fixing a resin sealing material made of a resin such as an epoxy resin in the above-described manner.
By dividing into 11 units, it becomes possible to simultaneously and collectively manufacture a large number of electronic devices in which electronic components are mounted on the above-mentioned wiring board.

【0022】次に、本発明の配線基板の製造方法につい
て説明する。
Next, a method of manufacturing a wiring board according to the present invention will be described.

【0023】まず、図3に上面図で示すように、母基板
10用のセラミックグリーンシート20を準備するとともに
このセラミックグリーンシート20に側面導体3を形成す
るための長円形の貫通孔20aを穿孔する。このようなセ
ラミックグリーンシート20は、セラミック原料粉末に適
当な有機バインダ・溶剤・可塑剤・分散剤等を添加混合
して得たセラミック泥漿を公知のドクターブレード法等
のシート成形技術を採用して所定のシート状となすこと
によって製作される。また、貫通孔20aはこのセラミッ
クグリーンシート20に打ち抜き金型により打ち抜き加工
を施すことによって形成される。なお、この例では貫通
孔20aを長円形としたが、貫通孔20aは円形や長方形等
の他の形状であってもよい。
First, as shown in the top view of FIG.
A ceramic green sheet 20 for 10 is prepared, and an elliptical through hole 20a for forming the side conductor 3 is formed in the ceramic green sheet 20. Such a ceramic green sheet 20 is formed by adding a suitable organic binder, a solvent, a plasticizer, a dispersant, and the like to the ceramic raw material powder and mixing the obtained ceramic slurry with a sheet forming technique such as a known doctor blade method. It is manufactured by forming a predetermined sheet shape. The through hole 20a is formed by punching the ceramic green sheet 20 with a punching die. In this example, the through hole 20a has an oval shape, but the through hole 20a may have another shape such as a circle or a rectangle.

【0024】次に、図4に断面図で示すように、セラミ
ックグリーンシート20の貫通孔20a内に側面導体3用の
金属ペースト23を充填するとともにセラミックグリーン
シート20の上面に配線導体2用の金属ペースト22を印刷
塗布する。金属ペースト22・23は、タングステンやモリ
ブデン・銅・銀等の金属粉末に適当な有機バインダ・溶
剤・可塑剤・分散剤等を添加混合してペースト状とした
ものであり、充填後および印刷後にはペースト中の余分
な溶剤を除去するために温風や遠赤外線により乾燥され
る。
Next, as shown in the sectional view of FIG. 4, the metal paste 23 for the side conductor 3 is filled in the through hole 20a of the ceramic green sheet 20 and the upper surface of the ceramic green sheet 20 The metal paste 22 is applied by printing. The metal pastes 22 and 23 are obtained by adding a suitable organic binder, a solvent, a plasticizer, a dispersant, and the like to a metal powder such as tungsten, molybdenum, copper, silver, or the like to form a paste, and after filling and printing. Is dried with warm air or far infrared rays to remove excess solvent in the paste.

【0025】次に、上述のセラミックグリーンシート20
および金属ペースト22・23を高温で焼成し、図5に斜視
図で示すように、母基板10中にそれぞれが複数の配線導
体2を上面に有する多数の配線基板領域11を複数列の並
びに配列形成して成るとともに配線基板領域11の各列の
境界線上に母基板10を上下に貫通する柱状導体13が各配
線基板領域11に対応して形成された多数個取り配線基板
を得る。
Next, the above-mentioned ceramic green sheet 20
The metal pastes 22 and 23 are fired at a high temperature, and as shown in a perspective view in FIG. 5, a large number of wiring board regions 11 each having a plurality of wiring conductors 2 on the upper surface thereof are arranged in a plurality of rows in a mother board 10. A multi-cavity wiring board is formed which is formed and has column-shaped conductors 13 penetrating vertically through the motherboard 10 corresponding to each wiring board area 11 on the boundary line of each row of the wiring board area 11.

【0026】次に、母基板10に配列形成された配線基板
領域11の各列の境界線上に柱状導体13を縦に分断する切
り込み12を母基板10の一端側が繋がった状態となるよう
母基板10の他端側からダイヤモンドカッター等の切断装
置20を用いて形成し、図2に示したように、切り込み12
内の各配線基板領域11側面に柱状導体13を切り込み12で
縦に分割することにより形成された側面導体3を露出さ
せて成る本発明の多数個取り配線基板を得る。
Next, a notch 12 for vertically dividing the columnar conductor 13 is formed on a boundary line of each row of the wiring board region 11 arranged and formed on the mother board 10 such that one end of the mother board 10 is connected. From the other end side of 10, a cutting device 20 such as a diamond cutter is used, and as shown in FIG.
A multi-cavity wiring board of the present invention is obtained by exposing side conductors 3 formed by cutting columnar conductors 13 into the side surfaces of respective wiring board regions 11 at cutouts 12 vertically.

【0027】そして、最後に母基板10に配列形成された
各配線基板領域11の配線導体2および側面導体3の露出
表面にニッケルめっき層や金めっき層等のめっき金属層
を同時に被着させる。このように、本発明の配線基板の
製造方法によれば、母基板10中に多数の配線基板領域11
を複数列の並びに設けるとともに配線基板領域11の各列
を区切る境界線上に母基板10を上下に貫通する複数の柱
状導体13を各配線基板領域11に対応して設け、次に母基
板10に設けられた配線基板領域10の各列の境界線上に柱
状導体13を縦に分断する切り込み12を母基板10の一端側
が繋がった状態となるように母基板10の他端側から形成
し、切り込み12内の各配線基板領域11側面に柱状導体13
が分断されて形成された側面導体3を露出させ、次に母
基板10中の配線導体2および側面導体3の露出表面にめ
っき金属層を被着させることから、多数の配線基板領域
11の配線導体2および側面導体3にニッケルめっき層や
金めっき層等のめっき金属層を同時に効率良く被着させ
ることができる。
Finally, a plating metal layer such as a nickel plating layer or a gold plating layer is simultaneously deposited on the exposed surfaces of the wiring conductors 2 and the side conductors 3 in each of the wiring board regions 11 arranged and formed on the mother board 10. Thus, according to the method for manufacturing a wiring board of the present invention, a large number of wiring board areas 11
And a plurality of columnar conductors 13 vertically penetrating the motherboard 10 on a boundary line separating each row of the wiring board area 11 are provided corresponding to each wiring board area 11 and then provided on the motherboard 10 A cut 12 for vertically dividing the columnar conductor 13 is formed from the other end of the mother board 10 so as to be connected to one end of the mother board 10 on a boundary line of each column of the provided wiring board area 10, and the cut is formed. Column conductors 13 on the side of each wiring board area 11 in 12
Is exposed, and then the plating metal layer is applied to the exposed surfaces of the wiring conductors 2 and the side conductors 3 in the motherboard 10, so that a large number of wiring board areas are formed.
A plating metal layer such as a nickel plating layer or a gold plating layer can be simultaneously and efficiently applied to the eleven wiring conductors 2 and the side conductors 3.

【0028】[0028]

【発明の効果】本発明の多数個取り配線基板によれば、
母基板に設けられた配線基板領域の各列を区切る境界線
上に母基板の一端側が繋がった状態となるように母基板
の他端側から形成された切り込み内の各配線基板領域側
面に母基板を貫通する側面導体を露出させて成ることか
ら、母基板に配列形成された多数の配線基板領域の側面
導体にめっき金属層を同時に効率良く被着させることが
可能である。
According to the multi-cavity wiring board of the present invention,
The mother board is provided on the side surface of each wiring board area in the cut formed from the other end of the mother board so that one end of the mother board is connected to a boundary line separating each row of the wiring board area provided on the mother board. Since the side conductors penetrating through the substrate are exposed, it is possible to simultaneously and efficiently apply the plating metal layer to the side conductors of a large number of wiring board regions arranged and formed on the motherboard.

【0029】また、本発明の配線基板の製造方法によれ
ば、母基板に設けられた配線基板領域の各列を区切る境
界線上に柱状導体を縦に分断する切り込みを母基板の一
端側が繋がった状態となるように他端側から形成するこ
とにより切り込み内の各配線基板領域側面に柱状導体が
分断されて形成された側面導体を露出させ、この母基板
中の側面導体の露出表面にめっき金属層を被着させるこ
とから、多数の配線基板領域の側面導体にめっき金属層
を同時に効率良く被着させることができる。
Further, according to the method of manufacturing a wiring board of the present invention, one end of the mother board is connected to a notch for vertically dividing the columnar conductor on a boundary line separating each row of the wiring board area provided on the mother board. By forming from the other end side so as to be in a state, the side conductor formed by dividing the columnar conductor on the side surface of each wiring board area in the cut is exposed, and the exposed surface of the side conductor in the mother board is plated metal. Since the layers are applied, the plated metal layer can be efficiently and simultaneously applied to the side conductors of a large number of wiring board regions.

【図面の簡単な説明】[Brief description of the drawings]

【図1】本発明の多数個取り配線基板および配線基板の
製造方法により製作される配線基板の一例を示す斜視図
である。
FIG. 1 is a perspective view showing an example of a wiring board manufactured by a multi-cavity wiring board and a method of manufacturing a wiring board according to the present invention.

【図2】本発明の多数個取り配線基板の実施形態の一例
を示す斜視図である。
FIG. 2 is a perspective view showing an example of an embodiment of a multi-cavity wiring board of the present invention.

【図3】本発明の配線基板の製造方法を説明するための
上面図である。
FIG. 3 is a top view for explaining the method for manufacturing a wiring board according to the present invention.

【図4】本発明の配線基板の製造方法を説明するための
断面図である。
FIG. 4 is a cross-sectional view for explaining the method for manufacturing a wiring board according to the present invention.

【図5】本発明の配線基板の製造方法を説明するための
斜視図である。
FIG. 5 is a perspective view for explaining the method for manufacturing a wiring board according to the present invention.

【符号の説明】[Explanation of symbols]

3・・・・側面導体 10・・・・母基板 11・・・・配線基板領域 12・・・・切り込み 13・・・・柱状導体 3 Side conductor 10 Mother board 11 Wiring board area 12 Cut 13 Column conductor

Claims (2)

【特許請求の範囲】[Claims] 【請求項1】 平板状の母基板中に多数の配線基板領域
を複数列の並びに設けるとともに前記各列を区切る境界
線上に前記母基板を貫通する切り込みを前記母基板の一
端側が繋がった状態となるように前記母基板の他端側か
ら形成して成り、前記切り込み内の各配線基板領域側面
に前記母基板を貫通する側面導体を露出させて成ること
を特徴とする多数個取り配線基板。
1. A state in which a plurality of wiring board regions are provided in a plurality of rows in a flat mother board, and a notch penetrating the mother board is connected to one end of the mother board on a boundary line separating each row. A multi-cavity wiring board formed from the other end of the mother board so that a side conductor penetrating the mother board is exposed on a side face of each wiring board area in the cut.
【請求項2】 平板状の母基板中に多数の配線基板領域
を複数列の並びに設けるとともに前記各列を区切る境界
線上に前記母基板を上下に貫通する複数の柱状導体を前
記各配線基板領域に対応して設ける工程と、次に前記母
基板の前記境界線上に前記柱状導体を縦に分断する切り
込みを前記母基板の一端側が繋がった状態となるように
前記母基板の他端側から形成し、前記切り込み内の各配
線基板領域側面に前記柱状導体が分断されて形成された
側面導体を露出させる工程と、次に前記母基板中の前記
側面導体の露出表面にめっき金属層を被着させる工程と
を具備することを特徴とする配線基板の製造方法。
2. A plurality of wiring board regions are provided in a plurality of rows in a flat mother board, and a plurality of columnar conductors penetrating vertically through the mother board are provided on each of the wiring board areas on a boundary dividing each row. And a notch for vertically dividing the columnar conductor on the boundary line of the mother board is formed from the other end of the mother board so that one end of the mother board is connected. Exposing a side conductor formed by dividing the columnar conductor to the side surface of each wiring board region in the cut, and then depositing a plating metal layer on an exposed surface of the side conductor in the mother substrate. A method of manufacturing a wiring board.
JP2000358427A 2000-11-24 2000-11-24 Manufacturing method of multi-cavity wiring board Expired - Fee Related JP4601151B2 (en)

Priority Applications (1)

Application Number Priority Date Filing Date Title
JP2000358427A JP4601151B2 (en) 2000-11-24 2000-11-24 Manufacturing method of multi-cavity wiring board

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
JP2000358427A JP4601151B2 (en) 2000-11-24 2000-11-24 Manufacturing method of multi-cavity wiring board

Publications (2)

Publication Number Publication Date
JP2002164631A true JP2002164631A (en) 2002-06-07
JP4601151B2 JP4601151B2 (en) 2010-12-22

Family

ID=18830326

Family Applications (1)

Application Number Title Priority Date Filing Date
JP2000358427A Expired - Fee Related JP4601151B2 (en) 2000-11-24 2000-11-24 Manufacturing method of multi-cavity wiring board

Country Status (1)

Country Link
JP (1) JP4601151B2 (en)

Citations (4)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPH0696992A (en) * 1992-07-27 1994-04-08 Murata Mfg Co Ltd Multilayer electronic component, production method thereof, and characteristics measuring method therefor
JPH0837251A (en) * 1994-07-21 1996-02-06 Murata Mfg Co Ltd Laminated electronic part and manufacture thereof
JPH0927566A (en) * 1995-07-12 1997-01-28 Tokuyama Corp Manufacture of submount
JPH10275971A (en) * 1997-03-28 1998-10-13 Murata Mfg Co Ltd Mother substrate and manufacture of electronic component

Patent Citations (4)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPH0696992A (en) * 1992-07-27 1994-04-08 Murata Mfg Co Ltd Multilayer electronic component, production method thereof, and characteristics measuring method therefor
JPH0837251A (en) * 1994-07-21 1996-02-06 Murata Mfg Co Ltd Laminated electronic part and manufacture thereof
JPH0927566A (en) * 1995-07-12 1997-01-28 Tokuyama Corp Manufacture of submount
JPH10275971A (en) * 1997-03-28 1998-10-13 Murata Mfg Co Ltd Mother substrate and manufacture of electronic component

Also Published As

Publication number Publication date
JP4601151B2 (en) 2010-12-22

Similar Documents

Publication Publication Date Title
JP2004103811A (en) Multiple arrangement wiring board
JP3426988B2 (en) Multi-cavity wiring board
JP3838935B2 (en) Multi-wiring board
JP3472492B2 (en) Multi-cavity wiring board
JP4605945B2 (en) Multi-circuit board and method for manufacturing electronic device
JP2002158306A (en) Batch wiring board
JP4272550B2 (en) Multiple wiring board
JP4601151B2 (en) Manufacturing method of multi-cavity wiring board
JP2002299520A (en) Wiring board and multi-product wiring board
JP4272506B2 (en) Multiple wiring board
JP3798992B2 (en) Multi-cavity ceramic wiring board
JP3894810B2 (en) Multiple wiring board
JP3894841B2 (en) Multiple wiring board
JP4666812B2 (en) Board for mounting electronic components
JP2003249750A (en) Wiring board and method of manufacturing the same
JP4733061B2 (en) Plural wiring base, wiring base and electronic device, and division method of multiple wiring base
JP3878842B2 (en) Multiple wiring board
JP4089958B2 (en) Multiple wiring board
JP4206184B2 (en) Substrate for mounting electronic parts and multi-chip array substrate
JP3801935B2 (en) Electronic component mounting board
JP4303539B2 (en) Multiple wiring board
JP3911477B2 (en) Multiple wiring board
JP2004023051A (en) Multi-wiring board
JP2003283067A (en) Multiple wiring board
JP2003347689A (en) Multipiece wiring board

Legal Events

Date Code Title Description
A621 Written request for application examination

Free format text: JAPANESE INTERMEDIATE CODE: A621

Effective date: 20070912

A977 Report on retrieval

Free format text: JAPANESE INTERMEDIATE CODE: A971007

Effective date: 20100419

A131 Notification of reasons for refusal

Free format text: JAPANESE INTERMEDIATE CODE: A131

Effective date: 20100427

A521 Written amendment

Free format text: JAPANESE INTERMEDIATE CODE: A523

Effective date: 20100624

TRDD Decision of grant or rejection written
A01 Written decision to grant a patent or to grant a registration (utility model)

Free format text: JAPANESE INTERMEDIATE CODE: A01

Effective date: 20100831

A01 Written decision to grant a patent or to grant a registration (utility model)

Free format text: JAPANESE INTERMEDIATE CODE: A01

A61 First payment of annual fees (during grant procedure)

Free format text: JAPANESE INTERMEDIATE CODE: A61

Effective date: 20100928

FPAY Renewal fee payment (event date is renewal date of database)

Free format text: PAYMENT UNTIL: 20131008

Year of fee payment: 3

R150 Certificate of patent or registration of utility model

Ref document number: 4601151

Country of ref document: JP

Free format text: JAPANESE INTERMEDIATE CODE: R150

Free format text: JAPANESE INTERMEDIATE CODE: R150

LAPS Cancellation because of no payment of annual fees