JP2002110882A - 半導体装置およびその製造方法 - Google Patents
半導体装置およびその製造方法Info
- Publication number
- JP2002110882A JP2002110882A JP2000301987A JP2000301987A JP2002110882A JP 2002110882 A JP2002110882 A JP 2002110882A JP 2000301987 A JP2000301987 A JP 2000301987A JP 2000301987 A JP2000301987 A JP 2000301987A JP 2002110882 A JP2002110882 A JP 2002110882A
- Authority
- JP
- Japan
- Prior art keywords
- header
- pellet
- semiconductor
- heat
- lead frame
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Pending
Links
Classifications
-
- H—ELECTRICITY
- H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
- H10W—GENERIC PACKAGES, INTERCONNECTIONS, CONNECTORS OR OTHER CONSTRUCTIONAL DETAILS OF DEVICES COVERED BY CLASS H10
- H10W72/00—Interconnections or connectors in packages
- H10W72/851—Dispositions of multiple connectors or interconnections
- H10W72/874—On different surfaces
- H10W72/884—Die-attach connectors and bond wires
-
- H—ELECTRICITY
- H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
- H10W—GENERIC PACKAGES, INTERCONNECTIONS, CONNECTORS OR OTHER CONSTRUCTIONAL DETAILS OF DEVICES COVERED BY CLASS H10
- H10W90/00—Package configurations
- H10W90/701—Package configurations characterised by the relative positions of pads or connectors relative to package parts
- H10W90/731—Package configurations characterised by the relative positions of pads or connectors relative to package parts of die-attach connectors
- H10W90/736—Package configurations characterised by the relative positions of pads or connectors relative to package parts of die-attach connectors between a chip and a stacked lead frame, conducting package substrate or heat sink
-
- H—ELECTRICITY
- H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
- H10W—GENERIC PACKAGES, INTERCONNECTIONS, CONNECTORS OR OTHER CONSTRUCTIONAL DETAILS OF DEVICES COVERED BY CLASS H10
- H10W90/00—Package configurations
- H10W90/701—Package configurations characterised by the relative positions of pads or connectors relative to package parts
- H10W90/751—Package configurations characterised by the relative positions of pads or connectors relative to package parts of bond wires
- H10W90/756—Package configurations characterised by the relative positions of pads or connectors relative to package parts of bond wires between a chip and a stacked lead frame, conducting package substrate or heat sink
Landscapes
- Structures Or Materials For Encapsulating Or Coating Semiconductor Devices Or Solid State Devices (AREA)
- Lead Frames For Integrated Circuits (AREA)
- Cooling Or The Like Of Semiconductors Or Solid State Devices (AREA)
Priority Applications (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| JP2000301987A JP2002110882A (ja) | 2000-10-02 | 2000-10-02 | 半導体装置およびその製造方法 |
Applications Claiming Priority (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| JP2000301987A JP2002110882A (ja) | 2000-10-02 | 2000-10-02 | 半導体装置およびその製造方法 |
Publications (2)
| Publication Number | Publication Date |
|---|---|
| JP2002110882A true JP2002110882A (ja) | 2002-04-12 |
| JP2002110882A5 JP2002110882A5 (https=) | 2005-06-30 |
Family
ID=18783430
Family Applications (1)
| Application Number | Title | Priority Date | Filing Date |
|---|---|---|---|
| JP2000301987A Pending JP2002110882A (ja) | 2000-10-02 | 2000-10-02 | 半導体装置およびその製造方法 |
Country Status (1)
| Country | Link |
|---|---|
| JP (1) | JP2002110882A (https=) |
Cited By (3)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| US7692285B2 (en) | 2005-06-30 | 2010-04-06 | Renesas Technology Corp. | Semiconductor device |
| JP2010212727A (ja) * | 2010-05-20 | 2010-09-24 | Mitsubishi Electric Corp | 半導体装置 |
| WO2016006650A1 (ja) * | 2014-07-10 | 2016-01-14 | 大日本印刷株式会社 | リードフレームの多面付け体、樹脂付きリードフレームの多面付け体、半導体装置の多面付け体、樹脂付きリードフレームの多面付け体の製造方法、それに使用される射出成形用金型、成形装置 |
-
2000
- 2000-10-02 JP JP2000301987A patent/JP2002110882A/ja active Pending
Cited By (4)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| US7692285B2 (en) | 2005-06-30 | 2010-04-06 | Renesas Technology Corp. | Semiconductor device |
| US7969000B2 (en) | 2005-06-30 | 2011-06-28 | Renesas Electronics Corporation | Semiconductor device |
| JP2010212727A (ja) * | 2010-05-20 | 2010-09-24 | Mitsubishi Electric Corp | 半導体装置 |
| WO2016006650A1 (ja) * | 2014-07-10 | 2016-01-14 | 大日本印刷株式会社 | リードフレームの多面付け体、樹脂付きリードフレームの多面付け体、半導体装置の多面付け体、樹脂付きリードフレームの多面付け体の製造方法、それに使用される射出成形用金型、成形装置 |
Similar Documents
| Publication | Publication Date | Title |
|---|---|---|
| EP0962975B1 (en) | Power MOSFET package with directly connected leads | |
| CN102420217B (zh) | 多芯片半导体封装体及其组装 | |
| US8389336B2 (en) | Semiconductor device package and method of assembly thereof | |
| US7224045B2 (en) | Leadless type semiconductor package, and production process for manufacturing such leadless type semiconductor package | |
| US8030741B2 (en) | Electronic device | |
| US20100032819A1 (en) | Compact Co-packaged Semiconductor Dies with Elevation-adaptive Interconnection Plates | |
| JP6509885B2 (ja) | 半導体チップの端子を有するdc−dcコンバータ | |
| US6710439B2 (en) | Three-dimensional power semiconductor module and method of manufacturing the same | |
| US20050139982A1 (en) | Method of manufacturing a semiconductor device | |
| US5299091A (en) | Packaged semiconductor device having heat dissipation/electrical connection bumps and method of manufacturing same | |
| US10840172B2 (en) | Leadframe, semiconductor package including a leadframe and method for forming a semiconductor package | |
| JPH06283650A (ja) | 半導体装置 | |
| US20040238923A1 (en) | Surface-mount-enhanced lead frame and method for fabricating semiconductor package with the same | |
| US7436049B2 (en) | Lead frame, semiconductor chip package using the lead frame, and method of manufacturing the semiconductor chip package | |
| CN103972199B (zh) | 线键合方法和结构 | |
| US12021019B2 (en) | Semiconductor device package with thermal pad | |
| US11515238B2 (en) | Power die package | |
| JP2651427B2 (ja) | 半導体装置の製造方法 | |
| JP2000082721A (ja) | 半導体装置の製造方法 | |
| WO2017117561A1 (en) | Integrated circuit chip with a vertical connector | |
| JP2002110882A (ja) | 半導体装置およびその製造方法 | |
| US20260082939A1 (en) | Transistor chip package with bent clip | |
| CN223552535U (zh) | 集成电路芯片封装装置 | |
| US20250014982A1 (en) | Method of manufacturing semiconductor devices, corresponding pre-molded leadframe and semiconductor device | |
| JPH09312372A (ja) | 半導体装置の製造方法 |
Legal Events
| Date | Code | Title | Description |
|---|---|---|---|
| A621 | Written request for application examination |
Free format text: JAPANESE INTERMEDIATE CODE: A621 Effective date: 20040326 |
|
| A521 | Request for written amendment filed |
Free format text: JAPANESE INTERMEDIATE CODE: A523 Effective date: 20040326 |
|
| A521 | Request for written amendment filed |
Free format text: JAPANESE INTERMEDIATE CODE: A523 Effective date: 20041015 |
|
| A977 | Report on retrieval |
Free format text: JAPANESE INTERMEDIATE CODE: A971007 Effective date: 20041201 |
|
| A131 | Notification of reasons for refusal |
Free format text: JAPANESE INTERMEDIATE CODE: A131 Effective date: 20041214 |
|
| A521 | Request for written amendment filed |
Free format text: JAPANESE INTERMEDIATE CODE: A523 Effective date: 20050208 |
|
| A131 | Notification of reasons for refusal |
Free format text: JAPANESE INTERMEDIATE CODE: A131 Effective date: 20050308 |
|
| A02 | Decision of refusal |
Free format text: JAPANESE INTERMEDIATE CODE: A02 Effective date: 20050927 |