JP2002093994A - 薄型半導体装置及びその製造方法 - Google Patents

薄型半導体装置及びその製造方法

Info

Publication number
JP2002093994A
JP2002093994A JP2000284443A JP2000284443A JP2002093994A JP 2002093994 A JP2002093994 A JP 2002093994A JP 2000284443 A JP2000284443 A JP 2000284443A JP 2000284443 A JP2000284443 A JP 2000284443A JP 2002093994 A JP2002093994 A JP 2002093994A
Authority
JP
Japan
Prior art keywords
wiring
protective film
semiconductor chip
insulating substrate
region
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Pending
Application number
JP2000284443A
Other languages
English (en)
Japanese (ja)
Other versions
JP2002093994A5 (https=
Inventor
Koichi Kanemoto
光一 金本
Masachika Masuda
正親 増田
Tamaki Wada
環 和田
Kazunari Suzuki
一成 鈴木
Toshihiro Shiotsuki
敏弘 塩月
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Hitachi Ltd
Hitachi Solutions Technology Ltd
Original Assignee
Hitachi Ltd
Hitachi ULSI Systems Co Ltd
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Hitachi Ltd, Hitachi ULSI Systems Co Ltd filed Critical Hitachi Ltd
Priority to JP2000284443A priority Critical patent/JP2002093994A/ja
Publication of JP2002093994A publication Critical patent/JP2002093994A/ja
Publication of JP2002093994A5 publication Critical patent/JP2002093994A5/ja
Pending legal-status Critical Current

Links

Classifications

    • HELECTRICITY
    • H10SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H10WGENERIC PACKAGES, INTERCONNECTIONS, CONNECTORS OR OTHER CONSTRUCTIONAL DETAILS OF DEVICES COVERED BY CLASS H10
    • H10W72/00Interconnections or connectors in packages
    • H10W72/071Connecting or disconnecting
    • H10W72/073Connecting or disconnecting of die-attach connectors
    • HELECTRICITY
    • H10SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H10WGENERIC PACKAGES, INTERCONNECTIONS, CONNECTORS OR OTHER CONSTRUCTIONAL DETAILS OF DEVICES COVERED BY CLASS H10
    • H10W72/00Interconnections or connectors in packages
    • H10W72/071Connecting or disconnecting
    • H10W72/075Connecting or disconnecting of bond wires
    • HELECTRICITY
    • H10SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H10WGENERIC PACKAGES, INTERCONNECTIONS, CONNECTORS OR OTHER CONSTRUCTIONAL DETAILS OF DEVICES COVERED BY CLASS H10
    • H10W72/00Interconnections or connectors in packages
    • H10W72/50Bond wires
    • H10W72/551Materials of bond wires
    • H10W72/552Materials of bond wires comprising metals or metalloids, e.g. silver
    • H10W72/5522Materials of bond wires comprising metals or metalloids, e.g. silver comprising gold [Au]
    • HELECTRICITY
    • H10SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H10WGENERIC PACKAGES, INTERCONNECTIONS, CONNECTORS OR OTHER CONSTRUCTIONAL DETAILS OF DEVICES COVERED BY CLASS H10
    • H10W72/00Interconnections or connectors in packages
    • H10W72/851Dispositions of multiple connectors or interconnections
    • H10W72/874On different surfaces
    • H10W72/884Die-attach connectors and bond wires
    • HELECTRICITY
    • H10SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H10WGENERIC PACKAGES, INTERCONNECTIONS, CONNECTORS OR OTHER CONSTRUCTIONAL DETAILS OF DEVICES COVERED BY CLASS H10
    • H10W90/00Package configurations
    • H10W90/20Configurations of stacked chips
    • H10W90/24Configurations of stacked chips at least one of the stacked chips being laterally offset from a neighbouring stacked chip, e.g. chip stacks having a staircase shape
    • HELECTRICITY
    • H10SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H10WGENERIC PACKAGES, INTERCONNECTIONS, CONNECTORS OR OTHER CONSTRUCTIONAL DETAILS OF DEVICES COVERED BY CLASS H10
    • H10W90/00Package configurations
    • H10W90/701Package configurations characterised by the relative positions of pads or connectors relative to package parts
    • H10W90/731Package configurations characterised by the relative positions of pads or connectors relative to package parts of die-attach connectors
    • H10W90/732Package configurations characterised by the relative positions of pads or connectors relative to package parts of die-attach connectors between stacked chips
    • HELECTRICITY
    • H10SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H10WGENERIC PACKAGES, INTERCONNECTIONS, CONNECTORS OR OTHER CONSTRUCTIONAL DETAILS OF DEVICES COVERED BY CLASS H10
    • H10W90/00Package configurations
    • H10W90/701Package configurations characterised by the relative positions of pads or connectors relative to package parts
    • H10W90/731Package configurations characterised by the relative positions of pads or connectors relative to package parts of die-attach connectors
    • H10W90/734Package configurations characterised by the relative positions of pads or connectors relative to package parts of die-attach connectors between a chip and a stacked insulating package substrate, interposer or RDL

Landscapes

  • Structures For Mounting Electric Components On Printed Circuit Boards (AREA)
JP2000284443A 2000-09-20 2000-09-20 薄型半導体装置及びその製造方法 Pending JP2002093994A (ja)

Priority Applications (1)

Application Number Priority Date Filing Date Title
JP2000284443A JP2002093994A (ja) 2000-09-20 2000-09-20 薄型半導体装置及びその製造方法

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
JP2000284443A JP2002093994A (ja) 2000-09-20 2000-09-20 薄型半導体装置及びその製造方法

Publications (2)

Publication Number Publication Date
JP2002093994A true JP2002093994A (ja) 2002-03-29
JP2002093994A5 JP2002093994A5 (https=) 2005-06-16

Family

ID=18768650

Family Applications (1)

Application Number Title Priority Date Filing Date
JP2000284443A Pending JP2002093994A (ja) 2000-09-20 2000-09-20 薄型半導体装置及びその製造方法

Country Status (1)

Country Link
JP (1) JP2002093994A (https=)

Similar Documents

Publication Publication Date Title
JP2819285B2 (ja) 積層型ボトムリード半導体パッケージ
JP2644711B2 (ja) 金属の回路基板を有するチップスケールのパッケージ
US7115442B2 (en) Ball grid array package with stacked center pad chips and method for manufacturing the same
US6414381B1 (en) Interposer for separating stacked semiconductor chips mounted on a multi-layer printed circuit board
JP3526788B2 (ja) 半導体装置の製造方法
US6972214B2 (en) Method for fabricating a semiconductor package with multi layered leadframe
JPH06302653A (ja) 半導体装置
US6242283B1 (en) Wafer level packaging process of semiconductor
US20070166882A1 (en) Methods for fabricating chip-scale packages having carrier bonds
US5559305A (en) Semiconductor package having adjacently arranged semiconductor chips
JP2893522B2 (ja) Bga半導体パッケージ及びその製造方法
KR100390466B1 (ko) 멀티칩 모듈 반도체패키지
JP2002093994A (ja) 薄型半導体装置及びその製造方法
JP2756791B2 (ja) 樹脂封止型半導体装置
JPH02134859A (ja) マルチチップ半導体装置とその製造方法
JP2003100988A (ja) 半導体装置およびその製造方法
JP2992408B2 (ja) Icパッケージとその実装構造
KR0151898B1 (ko) 기판을 이용한 센터 패드형태의 칩이 적용된 멀티칩 패키지
KR100419950B1 (ko) 가용성회로기판을이용한볼그리드어레이반도체패키지의제조방법
JP2784209B2 (ja) 半導体装置
JPH03104141A (ja) 半導体装置
JPH03105961A (ja) 樹脂封止型半導体装置
JPS5851525A (ja) 半導体装置及びその製造方法
KR100195507B1 (ko) 박형 반도체 칩 패키지 소자
KR100369501B1 (ko) 반도체패키지

Legal Events

Date Code Title Description
A521 Request for written amendment filed

Free format text: JAPANESE INTERMEDIATE CODE: A523

Effective date: 20040922

A621 Written request for application examination

Free format text: JAPANESE INTERMEDIATE CODE: A621

Effective date: 20040922

A977 Report on retrieval

Free format text: JAPANESE INTERMEDIATE CODE: A971007

Effective date: 20060922

A131 Notification of reasons for refusal

Free format text: JAPANESE INTERMEDIATE CODE: A131

Effective date: 20061003

A521 Request for written amendment filed

Free format text: JAPANESE INTERMEDIATE CODE: A523

Effective date: 20061204

A131 Notification of reasons for refusal

Free format text: JAPANESE INTERMEDIATE CODE: A131

Effective date: 20071211

A02 Decision of refusal

Free format text: JAPANESE INTERMEDIATE CODE: A02

Effective date: 20080408